

# **SSD1331**

## ***Product Preview***

### **96RGB x 64 Dot Matrix OLED/PLED Segment/Common Driver with Controller**

This document contains information on a product under development. Solomon Systech reserves the right to change or discontinue this product without notice.

<http://www.solomon-systech.com>

**SSD1331**

Rev 0.13 | P 1/64 | Mar 2006

Copyright © 2006 **Solomon Systech Limited**



# CONTENTS

<b>CONTENTS</b> .....	<b>2</b>
<b>1 GEREAL INFORMATION</b> .....	<b>6</b>
<b>2 FEATURES</b> .....	<b>6</b>
<b>3 ORDERING INFORMATION</b> .....	<b>6</b>
<b>4 BLOCK DIAGRAM</b> .....	<b>7</b>
<b>5 SSD1331Z GOLD BUMP DIE PAD ASSIGNMENT</b> .....	<b>8</b>
<b>6 PIN DESCRIPTION</b> .....	<b>12</b>
<b>7 FUNCTIONAL BLOCK DESCRIPTIONS</b> .....	<b>15</b>
7.1 MCU INTERFACE SELECTION .....	15
7.1.1 6800-series Parallel Interface .....	15
7.1.2 8080-series Parallel Interface .....	16
7.1.3 Serial Interface.....	17
7.2 COMMAND DECODER.....	18
7.3 OSCILLATOR CIRCUIT AND DISPLAY TIME GENERATOR .....	18
7.3.1 Oscillator .....	18
7.3.2 FR synchronization .....	19
7.4 RESET CIRCUIT .....	19
7.5 GRAPHIC DISPLAY DATA RAM (GDDRAM).....	20
7.5.1 GDDRAM structure.....	20
7.5.2 Data bus to RAM mapping under different input mode .....	20
7.5.3 RAM mapping and Different color depth mode.....	21
7.6 GRAY SCALE DECODER .....	21
7.7 SEG / COM DRIVING BLOCK.....	23
7.8 COMMON AND SEGMENT DRIVERS.....	24
7.9 POWER ON AND OFF SEQUENCE .....	27
<b>8 COMMAND TABLE</b> .....	<b>28</b>
8.1 DATA READ / WRITE .....	34
<b>9 COMMAND DESCRIPTIONS</b> .....	<b>35</b>
9.1 FUNDAMENTAL COMMAND.....	35
9.1.1 Set Column Address (15h).....	35
9.1.2 Set Row Address (75h).....	35
9.1.3 Set Contrast for Color A, B, C (81h, 82h, 83h).....	36
9.1.4 Master Current Control (87h).....	36
9.1.5 Set Second Pre-charge Speed for Color A, B, C (8Ah).....	37
9.1.6 Set Re-map & Data Format (A0h) .....	37
9.1.7 Set Display Start Line (A1h).....	42
9.1.8 Set Display Offset (A2h) .....	42
9.1.9 Set Display Mode (A4h ~ A7h) .....	45
9.1.10 Set Multiplex Ratio (A8h) .....	45
9.1.11 Set Master Configuration (ADh).....	45
9.1.12 Set Display On/Off (AEh / AFh) .....	45
9.1.13 Power Save Mode (B0h).....	45
9.1.14 Phase 1 and 2 Period Adjustment (B1h) .....	45
9.1.15 Set Display Clock Divide Ratio/ Oscillator Frequency (B3h) .....	46
9.1.16 Set Gray Scale Table (B8h).....	46
9.1.17 Enable Linear Gray Scale Table (B9h).....	47
9.1.18 Set Pre-charge voltage (BBh).....	47
9.1.19 Set V <sub>COMH</sub> Voltage (BEh).....	47
9.1.20 NOP (BCh, BDh, E3h) .....	47
9.1.21 Set Command Lock (FDh) .....	47
9.2 GRAPHIC ACCELERATION COMMAND SET DESCRIPTION.....	48
9.2.1 Draw Line (21h) .....	48
9.2.2 Draw Rectangle (22h).....	48
9.2.3 Copy (23h) .....	49

9.2.4	Dim Window (24h) .....	49
9.2.5	Clear Window (25h) .....	50
9.2.6	Fill Enable/Disable (26h).....	50
9.2.7	Continuous Horizontal & Vertical Scrolling Setup (27h) .....	51
9.2.8	Deactivate scrolling (2Eh).....	51
9.2.9	Activate scrolling (2Fh) .....	51
<b>10</b>	<b>MAXIMUM RATINGS.....</b>	<b>52</b>
<b>11</b>	<b>DC CHARACTERISTICS.....</b>	<b>53</b>
<b>12</b>	<b>AC CHARACTERISTICS.....</b>	<b>54</b>
<b>13</b>	<b>APPLICATION EXAMPLE .....</b>	<b>58</b>
<b>14</b>	<b>PACKAGE OPTIONS .....</b>	<b>59</b>
14.1	SSD1331Z DIE TRAY INFORMATION.....	59
14.2	SSD1331U1R1 COF PACKAGE DIMENSIONS.....	60
14.3	SSD1331U1R1 COF PACKAGE PIN ASSIGNMENT.....	62

## TABLES

Table 1 - Ordering Information .....	6
Table 2 - SSD1331Z Die Pad Coordinates.....	9
Table 3 - Bus Interface selection .....	12
Table 4 - MCU interface assignment under different bus interface mode.....	15
Table 5 - Control pins of 6800 interface .....	15
Table 6 - Control pins of 8080 interface .....	16
Table 7 - Control pins of 8080 interface (Alternative form).....	17
Table 8 - Control pins of Serial interface .....	17
Table 9 - Data bus usage under different bus width and color depth mode.....	20
Table 10 - Command Table.....	28
Table 11 - Address increment table (Automatic) .....	34
Table 12 - Illustration of different COM output settings .....	39
Table 13 - Example of Set Display Offset and Display Start Line with no Remap.....	43
Table 14 - Example of Set Display Offset and Display Start Line with Remap .....	44
Table 15 - Result of Change of Brightness by Dim Window Command.....	49
Table 16 - Maximum Ratings.....	52
Table 17 - DC Characteristics .....	53
Table 18 - AC Characteristics.....	54
Table 19 - 6800-Series MPU Parallel Interface Timing Characteristics .....	55
Table 20 - 8080-Series MPU Parallel Interface Timing Characteristics .....	56
Table 21 - Serial Interface Timing Characteristics .....	57
Table 22 - SSD1331U1R1 pin assignment .....	63

## FIGURES

Figure 1 - SSD1331 Block Diagram .....	7
Figure 2 - SSD1331Z Die Drawing .....	8
Figure 3 - SSD1331Z Alignment mark dimensions .....	11
Figure 4 - Display data read back procedure - insertion of dummy read .....	16
Figure 5 - Display data read back procedure - insertion of dummy read .....	16
Figure 6 - Write procedure in SPI mode .....	17
Figure 7 - Oscillator Circuit .....	18
Figure 8 - 65k Color Depth Graphic Display Data RAM Structure .....	20
Figure 9 - 256-color mode mapping .....	21
Figure 10 - Relation between GDRAM content and gray scale table entry for three colors in 65K color mode .....	21
Figure 11 - Illustration of relation between graphic display RAM value and gray scale control .....	22
Figure 12 - $I_{REF}$ Current Setting by Resistor Value .....	23
Figure 13 - $I_{SEG}$ current vs $V_{CC}$ setting at constant $I_{REF}$ , Contrast = FFh .....	23
Figure 14 - Segment and Common Driver Block Diagram .....	24
Figure 15 - Segment and Common Driver Signal Waveform .....	25
Figure 16 - Gray Scale Control by PWM in Segment .....	26
Figure 17 : The Power ON sequence .....	27
Figure 18 : The Power OFF sequence .....	27
Figure 19 - Example of Column and Row Address Pointer Movement .....	35
Figure 20 - Segment Output Current for Different Contrast Control and Master Current Setting .....	36
Figure 21 - Effect of setting the second pre-charge under different speeds .....	37
Figure 22 - Address Pointer Movement of Horizontal Address Increment Mode .....	37
Figure 23 - Address Pointer Movement of Vertical Address Increment Mode .....	37
Figure 24 - Example of Column Address Mapping .....	38
Figure 25 - COM Pins Hardware Configuration (MUX ratio: 64) .....	40
Figure 26 - Typical Oscillator frequency adjustment by B3 command .....	46
Figure 27 - Example of gamma correction by gray scale table setting .....	47
Figure 28 – Typical Pre-charge voltage level setting by command BBh .....	47
Figure 29 - Example of Draw Line Command .....	48
Figure 30 - Example of Draw Rectangle Command .....	48
Figure 31 - Example of Copy Command .....	49
Figure 32 - Example of Copy + Clear = Move Command .....	50
Figure 33 - Examples of Continuous Horizontal and Vertical Scrolling command setup .....	51
Figure 34 - 6800-series parallel interface characteristics .....	55
Figure 35 - 8080-series parallel interface characteristics .....	56
Figure 36 - Serial interface characteristics .....	57
Figure 37 - Application Example for SSD1331U1R1 .....	58
Figure 38 - Die Tray Information .....	59
Figure 39 - SSD1331U1R1 outline drawing .....	60
Figure 40 - SSD1331U1R1 pin assignment drawing .....	62

## 1 GERENAL INFORMATION

The SSD1331 is a single chip CMOS OLED/PLED driver with 288 segments and 64 commons output, supporting up to 96RGB x 64 dot matrix display. This chip is designed for Common Cathode type OLED/PLED panel.

The SSD1331 had embedded Graphic Display Data RAM (GDDRAM). It supports with 8, 9, 16 bits 8080 / 6800 parallel interface as well as serial peripheral interface. It has 256-step contrast and 65K color control. To facilitate communication between lower operating voltages MCU, it has separate power for I/O interface logic. SSD1331 is suitable for mobile phones, MP3, MP4 and other industrial devices.

## 2 FEATURES

- Resolution: 96RGB x 64 dot matrix panel
- 65k color depth support by embedded 96x64x16 bit GDDRAM display buffer
- Power supply:
  - $V_{DD} = 2.4V$  to  $3.5V$  for IC logic
  - $V_{CC} = 8.0V$  to  $16.0V$  for Panel driving
  - $V_{DDIO} = 1.6V$  to  $V_{DD}$  for MCU interface
- Segment maximum source current: 200uA
- Common maximum sink current: 60mA
- 256 step contrast control for the each color component plus 16 step master current control
- Pin selectable MCU interface
  - 8/9/16 bits 6800-series parallel Interface
  - 8/9/16 bits 8080-series Parallel Interface
  - Serial Peripheral Interface
- Color swapping function (RGB <-> BGR)
- Graphic Accelerating Command (GAC) set with Continuous Horizontal, Vertical and Diagonal Scrolling
- Programmable Frame Rate
- Wide range of operating temperature: -40 to 85 °C


## 3 ORDERING INFORMATION

Table 1 - Ordering Information

Ordering Part Number	SEG	COM	Package Form	Reference	Remark
SSD1331Z	96x3	64	COG	Page 8, 59	-
SSD1331U1R1	96x3	64	COF	Page 60	<ul style="list-style-type: none"><li>• 35mm film, 5 sprocket hole</li><li>• 8 bit or SPI interface</li><li>• Output lead pitch: 0.06mm for SEG, 0.09mm for COM</li></ul>


# 4 BLOCK DIAGRAM

Figure 1 - SSD1331 Block Diagram



## 5 SSD1331Z GOLD BUMP DIE PAD ASSIGNMENT


Figure 2 - SSD1331Z Die Drawing



Die size	13.1mm x 1.58mm
Die height	457um
Min I/O pad pitch	76.2 um
Min SEG pad pitch	40.2 um
Min COM pad pitch	41.8 um
Bump height	Nominal 15um

Bump size	
Pad 1-163	50um x 72um
Pad164-195, 486-517	72um x 28um
Pad 196-485	28um x 72um

Alignment mark		
+ shape	(5446.0, -402.0)	75um x 75um
+ shape	(-5446.0, -402.0)	75um x 75um





**Table 2 - SSD1331Z Die Pad Coordinates**

Pad no.	Pad Name	X-Axis	Y-Axis
1	NC	-6319.4	-712.5
2	NC	-6243.2	-712.5
3	NC	-6167.0	-712.5
4	NC	-6090.8	-712.5
5	NC	-6014.6	-712.5
6	NC	-5791.2	-712.5
7	VCC	-5715.0	-712.5
8	VCC	-5638.8	-712.5
9	VCC	-5562.6	-712.5
10	VLSS	-5486.4	-712.5
11	VLSS	-5410.2	-712.5
12	VLSS	-5334.0	-712.5
13	VLSS	-5257.8	-712.5
14	VLSS	-5181.6	-712.5
15	VLSS	-5105.4	-712.5
16	VLSS	-5029.2	-712.5
17	VLSS	-4953.0	-712.5
18	VLSS	-4876.8	-712.5
19	VLSS	-4800.6	-712.5
20	VLSS	-4724.4	-712.5
21	VLSS	-4648.2	-712.5
22	VSS	-4572.0	-712.5
23	VSS	-4495.8	-712.5
24	VSS	-4419.6	-712.5
25	BGGND	-4343.4	-712.5
26	VDD	-4267.2	-712.5
27	VDD	-4191.0	-712.5
28	VDD	-4114.8	-712.5
29	VDDIO	-4038.6	-712.5
30	VDDIO	-3962.4	-712.5
31	VDDIO	-3886.2	-712.5
32	VCC	-3810.0	-712.5
33	VCC	-3733.8	-712.5
34	VCC	-3657.6	-712.5
35	VSSB	-3581.4	-712.5
36	VSSB	-3505.2	-712.5
37	VSSB	-3429.0	-712.5
38	GDR	-3352.8	-712.5
39	GDR	-3276.6	-712.5
40	GDR	-3200.4	-712.5
41	GDR	-3124.2	-712.5
42	GDR	-3048.0	-712.5
43	GDR	-2971.8	-712.5
44	GDR	-2895.6	-712.5
45	Vddb	-2819.4	-712.5
46	Vddb	-2743.2	-712.5
47	Vddb	-2667.0	-712.5
48	Vddb	-2590.8	-712.5
49	Vddb	-2514.6	-712.5
50	VDD	-2438.4	-712.5
51	VDDIO	-2362.2	-712.5
52	VDD	-2286.0	-712.5
53	VDD	-2209.8	-712.5
54	FB	-2133.6	-712.5
55	VBREF	-2057.4	-712.5
56	VSS	-1981.2	-712.5
57	GP0	-1905.0	-712.5
58	GP1	-1828.8	-712.5
59	VDDIO	-1752.6	-712.5
60	VCIR	-1676.4	-712.5
61	VCIR	-1600.2	-712.5
62	VCIR	-1524.0	-712.5
63	VCIR	-1447.8	-712.5
64	VCIR	-1371.6	-712.5
65	VDD	-1295.4	-712.5
66	VDD	-1219.2	-712.5
67	VDD	-1143.0	-712.5
68	VDD	-1066.8	-712.5
69	AVDD	-990.6	-712.5
70	AVDD	-914.4	-712.5
71	VDDIO	-838.2	-712.5
72	VDDIO	-762.0	-712.5
73	VDDIO	-685.8	-712.5
74	VDDIO	-609.6	-712.5
75	VDDIO	-533.4	-712.5
76	VDDIO	-457.2	-712.5
77	BS0	-381.0	-712.5
78	VSS	-304.8	-712.5
79	BS1	-228.6	-712.5
80	VDDIO	-152.4	-712.5

Pad no.	Pad Name	X-Axis	Y-Axis
81	BS2	-76.2	-712.5
82	VSS	0.0	-712.5
83	BS3	76.2	-712.5
84	VDDIO	152.4	-712.5
85	VDDIO	228.6	-712.5
86	IREF	304.8	-712.5
87	VCC	381.0	-712.5
88	VCC	457.2	-712.5
89	VCC	533.4	-712.5
90	FR	609.6	-712.5
91	CL	685.8	-712.5
92	VSS	762.0	-712.5
93	CLS	838.2	-712.5
94	VDDIO	914.4	-712.5
95	VDDIO	990.6	-712.5
96	VDDIO	1066.8	-712.5
97	VDDIO	1143.0	-712.5
98	CSB	1219.2	-712.5
99	VSS	1295.4	-712.5
100	RESB	1371.6	-712.5
101	VDDIO	1447.8	-712.5
102	VDDIO	1524.0	-712.5
103	DC	1600.2	-712.5
104	VSS	1676.4	-712.5
105	RW	1752.6	-712.5
106	E	1828.8	-712.5
107	VDDIO	1905.0	-712.5
108	VDD	1981.2	-712.5
109	VDD	2057.4	-712.5
110	VDD	2133.6	-712.5
111	D0	2209.8	-712.5
112	D1	2286.0	-712.5
113	D2	2362.2	-712.5
114	D3	2438.4	-712.5
115	D4	2514.6	-712.5
116	D5	2590.8	-712.5
117	D6	2667.0	-712.5
118	D7	2743.2	-712.5
119	D8	2819.4	-712.5
120	D9	2895.6	-712.5
121	D10	2971.8	-712.5
122	D11	3048.0	-712.5
123	D12	3124.2	-712.5
124	D13	3200.4	-712.5
125	D14	3276.6	-712.5
126	D15	3352.8	-712.5
127	VSS	3429.0	-712.5
128	TR11	3505.2	-712.5
129	TR10	3581.4	-712.5
130	TR9	3657.6	-712.5
131	TR8	3733.8	-712.5
132	TR7	3810.0	-712.5
133	TR6	3886.2	-712.5
134	VSS	3962.4	-712.5
135	TR5	4038.6	-712.5
136	TR4	4114.8	-712.5
137	TR3	4191.0	-712.5
138	TR2	4267.2	-712.5
139	TR1	4343.4	-712.5
140	TR0	4419.6	-712.5
141	VSS	4495.8	-712.5
142	VCOMH	4572.0	-712.5
143	VCOMH	4648.2	-712.5
144	VCOMH	4724.4	-712.5
145	VDD	4800.6	-712.5
146	VDD	4876.8	-712.5
147	VDDIO	4953.0	-712.5
148	VDDIO	5029.2	-712.5
149	VCC	5105.4	-712.5
150	VCC	5181.6	-712.5
151	VCC	5257.8	-712.5
152	VCC	5334.0	-712.5
153	VCC	5410.2	-712.5
154	VCC	5486.4	-712.5
155	NC	5562.6	-712.5
156	VLSS	5638.8	-712.5
157	VLSS	5715.0	-712.5
158	NC	5791.2	-712.5
159	NC	6014.6	-712.5
160	NC	6090.8	-712.5

Pad no.	Pad Name	X-Axis	Y-Axis
161	NC	6167.0	-712.5
162	NC	6243.2	-712.5
163	NC	6319.4	-712.5
164	COM31	6420.1	-647.9
165	COM30	6420.1	-606.1
166	COM29	6420.1	-564.3
167	COM28	6420.1	-522.5
168	COM27	6420.1	-480.7
169	COM26	6420.1	-438.9
170	COM25	6420.1	-397.1
171	COM24	6420.1	-355.3
172	COM23	6420.1	-313.5
173	COM22	6420.1	-271.7
174	COM21	6420.1	-229.9
175	COM20	6420.1	-188.1
176	COM19	6420.1	-146.3
177	COM18	6420.1	-104.5
178	COM17	6420.1	-62.7
179	COM16	6420.1	-20.9
180	COM15	6420.1	20.9
181	COM14	6420.1	62.7
182	COM13	6420.1	104.5
183	COM12	6420.1	146.3
184	COM11	6420.1	188.1
185	COM10	6420.1	229.9
186	COM9	6420.1	271.7
187	COM8	6420.1	313.5
188	COM7	6420.1	355.3
189	COM6	6420.1	397.1
190	COM5	6420.1	438.9
191	COM4	6420.1	480.7
192	COM3	6420.1	522.5
193	COM2	6420.1	564.3
194	COM1	6420.1	606.1
195	COM0	6420.1	647.9
196	VLSS	5908.5	643.6
197	SA0	5828.1	643.6
198	SB0	5787.9	643.6
199	SC0	5747.7	643.6
200	SA1	5707.5	643.6
201	SB1	5667.3	643.6
202	SC1	5627.1	643.6
203	SA2	5586.9	643.6
204	SB2	5546.7	643.6
205	SC2	5506.5	643.6
206	SA3	5466.3	643.6
207	SB3	5426.1	643.6
208	SC3	5385.9	643.6
209	SA4	5345.7	643.6
210	SB4	5305.5	643.6
211	SC4	5265.3	643.6
212	SA5	5225.1	643.6
213	SB5	5184.9	643.6
214	SC5	5144.7	643.6
215	SA6	5104.5	643.6
216	SB6	5064.3	643.6
217	SC6	5024.1	643.6
218	SA7	4983.9	643.6
219	SB7	4943.7	643.6
220	SC7	4903.5	643.6
221	SA8	4863.3	643.6
222	SB8	4823.1	643.6
223	SC8	4782.9	643.6
224	SA9	4742.7	643.6
225	SB9	4702.5	643.6
226	SC9	4662.3	643.6
227	SA10	4622.1	643.6
228	SB10	4581.9	643.6
229	SC10	4541.7	643.6
230	SA11	4501.5	643.6
231	SB11	4461.3	643.6
232	SC11	4421.1	643.6
233	SA12	4380.9	643.6
234	SB12	4340.7	643.6
235	SC12	4300.5	643.6
236	SA13	4260.3	643.6
237	SB13	4220.1	643.6
238	SC13	4179.9	643.6
239	SA14	4139.7	643.6
240	SB14	4099.5	643.6


Pad no.	Pad Name	X-Axis	Y-Axis
241	SC 14	4059.3	643.6
242	SA 15	4019.1	643.6
243	SB 15	3978.9	643.6
244	SC 15	3938.7	643.6
245	SA 16	3898.5	643.6
246	SB 16	3858.3	643.6
247	SC 16	3818.1	643.6
248	SA 17	3777.9	643.6
249	SB 17	3737.7	643.6
250	SC 17	3697.5	643.6
251	SA 18	3657.3	643.6
252	SB 18	3617.1	643.6
253	SC 18	3576.9	643.6
254	SA 19	3536.7	643.6
255	SB 19	3496.5	643.6
256	SC 19	3456.3	643.6
257	SA 20	3416.1	643.6
258	SB 20	3375.9	643.6
259	SC 20	3335.7	643.6
260	SA 21	3295.5	643.6
261	SB 21	3255.3	643.6
262	SC 21	3215.1	643.6
263	SA 22	3174.9	643.6
264	SB 22	3134.7	643.6
265	SC 22	3094.5	643.6
266	SA 23	3054.3	643.6
267	SB 23	3014.1	643.6
268	SC 23	2973.9	643.6
269	SA 24	2933.7	643.6
270	SB 24	2893.5	643.6
271	SC 24	2853.3	643.6
272	SA 25	2813.1	643.6
273	SB 25	2772.9	643.6
274	SC 25	2732.7	643.6
275	SA 26	2692.5	643.6
276	SB 26	2652.3	643.6
277	SC 26	2612.1	643.6
278	SA 27	2571.9	643.6
279	SB 27	2531.7	643.6
280	SC 27	2491.5	643.6
281	SA 28	2451.3	643.6
282	SB 28	2411.1	643.6
283	SC 28	2370.9	643.6
284	SA 29	2330.7	643.6
285	SB 29	2290.5	643.6
286	SC 29	2250.3	643.6
287	SA 30	2210.1	643.6
288	SB 30	2169.9	643.6
289	SC 30	2129.7	643.6
290	SA 31	2089.5	643.6
291	SB 31	2049.3	643.6
292	SC 31	2009.1	643.6
293	SA 32	1968.9	643.6
294	SB 32	1928.7	643.6
295	SC 32	1888.5	643.6
296	SA 33	1848.3	643.6
297	SB 33	1808.1	643.6
298	SC 33	1767.9	643.6
299	SA 34	1727.7	643.6
300	SB 34	1687.5	643.6
301	SC 34	1647.3	643.6
302	SA 35	1607.1	643.6
303	SB 35	1566.9	643.6
304	SC 35	1526.7	643.6
305	SA 36	1486.5	643.6
306	SB 36	1446.3	643.6
307	SC 36	1406.1	643.6
308	SA 37	1365.9	643.6
309	SB 37	1325.7	643.6
310	SC 37	1285.5	643.6
311	SA 38	1245.3	643.6
312	SB 38	1205.1	643.6
313	SC 38	1164.9	643.6
314	SA 39	1124.7	643.6
315	SB 39	1084.5	643.6
316	SC 39	1044.3	643.6
317	SA 40	1004.1	643.6
318	SB 40	963.9	643.6
319	SC 40	923.7	643.6
320	SA 41	883.5	643.6

Pad no.	Pad Name	X-Axis	Y-Axis
321	SB 41	843.3	643.6
322	SC 41	803.1	643.6
323	SA 42	762.9	643.6
324	SB 42	722.7	643.6
325	SC 42	682.5	643.6
326	SA 43	642.3	643.6
327	SB 43	602.1	643.6
328	SC 43	561.9	643.6
329	SA 44	521.7	643.6
330	SB 44	481.5	643.6
331	SC 44	441.3	643.6
332	SA 45	401.1	643.6
333	SB 45	360.9	643.6
334	SC 45	320.7	643.6
335	SA 46	280.5	643.6
336	SB 46	240.3	643.6
337	SC 46	200.1	643.6
338	SA 47	159.9	643.6
339	SB 47	119.7	643.6
340	SC 47	79.5	643.6
341	SA 48	-81.3	643.6
342	SB 48	-121.5	643.6
343	SC 48	-161.7	643.6
344	SA 49	-201.9	643.6
345	SB 49	-242.1	643.6
346	SC 49	-282.3	643.6
347	SA 50	-322.5	643.6
348	SB 50	-362.7	643.6
349	SC 50	-402.9	643.6
350	SA 51	-443.1	643.6
351	SB 51	-483.3	643.6
352	SC 51	-523.5	643.6
353	SA 52	-563.7	643.6
354	SB 52	-603.9	643.6
355	SC 52	-644.1	643.6
356	SA 53	-684.3	643.6
357	SB 53	-724.5	643.6
358	SC 53	-764.7	643.6
359	SA 54	-804.9	643.6
360	SB 54	-845.1	643.6
361	SC 54	-885.3	643.6
362	SA 55	-925.5	643.6
363	SB 55	-965.7	643.6
364	SC 55	-1005.9	643.6
365	SA 56	-1046.1	643.6
366	SB 56	-1086.3	643.6
367	SC 56	-1126.5	643.6
368	SA 57	-1166.7	643.6
369	SB 57	-1206.9	643.6
370	SC 57	-1247.1	643.6
371	SA 58	-1287.3	643.6
372	SB 58	-1327.5	643.6
373	SC 58	-1367.7	643.6
374	SA 59	-1407.9	643.6
375	SB 59	-1448.1	643.6
376	SC 59	-1488.3	643.6
377	SA 60	-1528.5	643.6
378	SB 60	-1568.7	643.6
379	SC 60	-1608.9	643.6
380	SA 61	-1649.1	643.6
381	SB 61	-1689.3	643.6
382	SC 61	-1729.5	643.6
383	SA 62	-1769.7	643.6
384	SB 62	-1809.9	643.6
385	SC 62	-1850.1	643.6
386	SA 63	-1890.3	643.6
387	SB 63	-1930.5	643.6
388	SC 63	-1970.7	643.6
389	SA 64	-2010.9	643.6
390	SB 64	-2051.1	643.6
391	SC 64	-2091.3	643.6
392	SA 65	-2131.5	643.6
393	SB 65	-2171.7	643.6
394	SC 65	-2211.9	643.6
395	SA 66	-2252.1	643.6
396	SB 66	-2292.3	643.6
397	SC 66	-2332.5	643.6
398	SA 67	-2372.7	643.6
399	SB 67	-2412.9	643.6
400	SC 67	-2453.1	643.6

Pad no.	Pad Name	X-Axis	Y-Axis
401	SA 68	-2493.3	643.6
402	SB 68	-2533.5	643.6
403	SC 68	-2573.7	643.6
404	SA 69	-2613.9	643.6
405	SB 69	-2654.1	643.6
406	SC 69	-2694.3	643.6
407	SA 70	-2734.5	643.6
408	SB 70	-2774.7	643.6
409	SC 70	-2814.9	643.6
410	SA 71	-2855.1	643.6
411	SB 71	-2895.3	643.6
412	SC 71	-2935.5	643.6
413	SA 72	-2975.7	643.6
414	SB 72	-3015.9	643.6
415	SC 72	-3056.1	643.6
416	SA 73	-3096.3	643.6
417	SB 73	-3136.5	643.6
418	SC 73	-3176.7	643.6
419	SA 74	-3216.9	643.6
420	SB 74	-3257.1	643.6
421	SC 74	-3297.3	643.6
422	SA 75	-3337.5	643.6
423	SB 75	-3377.7	643.6
424	SC 75	-3417.9	643.6
425	SA 76	-3458.1	643.6
426	SB 76	-3498.3	643.6
427	SC 76	-3538.5	643.6
428	SA 77	-3578.7	643.6
429	SB 77	-3618.9	643.6
430	SC 77	-3659.1	643.6
431	SA 78	-3699.3	643.6
432	SB 78	-3739.5	643.6
433	SC 78	-3779.7	643.6
434	SA 79	-3819.9	643.6
435	SB 79	-3860.1	643.6
436	SC 79	-3900.3	643.6
437	SA 80	-3940.5	643.6
438	SB 80	-3980.7	643.6
439	SC 80	-4020.9	643.6
440	SA 81	-4061.1	643.6
441	SB 81	-4101.3	643.6
442	SC 81	-4141.5	643.6
443	SA 82	-4181.7	643.6
444	SB 82	-4221.9	643.6
445	SC 82	-4262.1	643.6
446	SA 83	-4302.3	643.6
447	SB 83	-4342.5	643.6
448	SC 83	-4382.7	643.6
449	SA 84	-4422.9	643.6
450	SB 84	-4463.1	643.6
451	SC 84	-4503.3	643.6
452	SA 85	-4543.5	643.6
453	SB 85	-4583.7	643.6
454	SC 85	-4623.9	643.6
455	SA 86	-4664.1	643.6
456	SB 86	-4704.3	643.6
457	SC 86	-4744.5	643.6
458	SA 87	-4784.7	643.6
459	SB 87	-4824.9	643.6
460	SC 87	-4865.1	643.6
461	SA 88	-4905.3	643.6
462	SB 88	-4945.5	643.6
463	SC 88	-4985.7	643.6
464	SA 89	-5025.9	643.6
465	SB 89	-5066.1	643.6
466	SC 89	-5106.3	643.6
467	SA 90	-5146.5	643.6
468	SB 90	-5186.7	643.6
469	SC 90	-5226.9	643.6
470	SA 91	-5267.1	643.6
471	SB 91	-5307.3	643.6
472	SC 91	-5347.5	643.6
473	SA 92	-5387.7	643.6
474	SB 92	-5427.9	643.6
475	SC 92	-5468.1	643.6
476	SA 93	-5508.3	643.6
477	SB 93	-5548.5	643.6
478	SC 93	-5588.7	643.6
479	SA 94	-5628.9	643.6
480	SB 94	-5669.1	643.6

Pad no.	Pad Name	X-Axis	Y-Axis
481	SC94	-5709.3	643.6
482	SA95	-5749.5	643.6
483	SB95	-5789.7	643.6
484	SC95	-5829.9	643.6
485	VLSS	-5910.3	643.6
486	COM32	-6420.1	647.9
487	COM33	-6420.1	606.1
488	COM34	-6420.1	564.3
489	COM35	-6420.1	522.5
490	COM36	-6420.1	480.7
491	COM37	-6420.1	438.9
492	COM38	-6420.1	397.1
493	COM39	-6420.1	355.3
494	COM40	-6420.1	313.5
495	COM41	-6420.1	271.7
496	COM42	-6420.1	229.9
497	COM43	-6420.1	188.1
498	COM44	-6420.1	146.3
499	COM45	-6420.1	104.5
500	COM46	-6420.1	62.7
501	COM47	-6420.1	20.9
502	COM48	-6420.1	-20.9
503	COM49	-6420.1	-62.7
504	COM50	-6420.1	-104.5
505	COM51	-6420.1	-146.3
506	COM52	-6420.1	-188.1
507	COM53	-6420.1	-229.9
508	COM54	-6420.1	-271.7
509	COM55	-6420.1	-313.5
510	COM56	-6420.1	-355.3
511	COM57	-6420.1	-397.1
512	COM58	-6420.1	-438.9
513	COM59	-6420.1	-480.7
514	COM60	-6420.1	-522.5
515	COM61	-6420.1	-564.3
516	COM62	-6420.1	-606.1
517	COM63	-6420.1	-647.9

Figure 3 - SSD1331Z Alignment mark dimensions



## 6 PIN DESCRIPTION

Pin Name	Pin Type	Description																
V <sub>DD</sub>	Power	Power supply pin for core V <sub>DD</sub>																
AV <sub>DD</sub>	Power	Analog power supply. It must be connected to V <sub>DD</sub> during operation.																
V <sub>DDIO</sub>	Power	Power supply for interface logic level. It should be match with the MCU interface voltage level. V <sub>DDIO</sub> must always be equal or lower than V <sub>DD</sub> .																
V <sub>CC</sub>	Power	Power supply for panel driving voltage. This is also the most positive power voltage supply pin.																
V <sub>SS</sub>	Power	Ground pin																
V <sub>LSS</sub>	Power	Analog system ground pin.																
V <sub>COMH</sub>	O	COM signal deselected voltage level. A capacitor should be connected between this pin and V <sub>SS</sub> .																
BGGND	Power	Connect to Ground																
V <sub>DDB</sub>	Power	Reserved pin. It should be connect to V <sub>DD</sub> externally.																
V <sub>SSB</sub>	Power	Reserved pin. It should be connected to V <sub>SS</sub> externally.																
GDR	O	Reserved pin. Keep NC (i.e. no connection).																
FB	I	Reserved pin. Keep NC (i.e. no connection).																
V <sub>BREF</sub>	O	Reserved pin. Keep NC (i.e. no connection).																
GP0	I/O	Reserved pin. Keep NC (i.e. no connection).																
GP1	I/O	Reserved pin. Keep NC (i.e. no connection).																
V <sub>CIR</sub>	O	Reserved pin. Keep NC (i.e. no connection).																
BS[3:0]	I	MCU bus interface selection pins. <b>Table 3 - Bus Interface selection</b>																
		<table border="1"> <thead> <tr> <th>BS[3:0]</th> <th>Bus Interface Selection</th> </tr> </thead> <tbody> <tr> <td>0000</td> <td>SPI</td> </tr> <tr> <td>0100</td> <td>8-bit 6800 parallel</td> </tr> <tr> <td>0101</td> <td>16-bit 6800 parallel</td> </tr> <tr> <td>0110</td> <td>8-bit 8080 parallel</td> </tr> <tr> <td>0111</td> <td>16-bit 8080 parallel</td> </tr> <tr> <td>1100</td> <td>9-bit 6800 parallel</td> </tr> <tr> <td>1110</td> <td>9-bit 8080 parallel</td> </tr> </tbody> </table>	BS[3:0]	Bus Interface Selection	0000	SPI	0100	8-bit 6800 parallel	0101	16-bit 6800 parallel	0110	8-bit 8080 parallel	0111	16-bit 8080 parallel	1100	9-bit 6800 parallel	1110	9-bit 8080 parallel
BS[3:0]	Bus Interface Selection																	
0000	SPI																	
0100	8-bit 6800 parallel																	
0101	16-bit 6800 parallel																	
0110	8-bit 8080 parallel																	
0111	16-bit 8080 parallel																	
1100	9-bit 6800 parallel																	
1110	9-bit 8080 parallel																	
I <sub>REF</sub>	I	This pin is the segment output current reference pin.  A resistor should be connected between this pin and V <sub>SS</sub> to maintain the I <sub>REF</sub> current at 10uA. Please refer to Figure 12 for the details formula of resistor value.																

Pin Name	Pin Type	Description
FR	O	This pin outputs RAM write synchronization signal. Proper timing between MCU data writing and frame display timing can be achieved to prevent tearing effect. Keep NC if not used. Refer to section 7.3.2 for details usage.
CL	I	External clock input pin. When internal clock is enable, this pin is not used and should be kept NC. When internal clock is disable, this pin is the external clock source input pin.
CLS	I	Internal clock selection pin. When this pin is pulled high (i.e. connect to $V_{DDIO}$ ), internal oscillator is enable (normal operation). When this pin is pulled low, an external clock signal should be connected to CL.
CS#	I	This pin is the chip select input connecting to the MCU.
RES#	I	This pin is reset signal input. When the pin is low, initialization of the chip is executed. Keep this pin high (i.e. connect to $V_{DDIO}$ ) during normal operation.
D/C#	I	This pin is Data/Command control pin connecting to the MCU. When the pin is pulled high (i.e. connect to $V_{DDIO}$ ), the data at D[15:0] will be interpreted as display data. When the pin is pulled low, the data at D[15:0] will be interpreted as command.
R/W# (WR#)	I	This pin is read / write control input pin connecting to the MCU interface.  When interfacing to a 6800-series microprocessor, this pin will be used as Read/Write (R/W#) selection input. Read mode will be carried out when this pin is pulled high (i.e. connect to $V_{DDIO}$ ) and write mode when low.  When 8080 interface mode is selected, this pin will be the Write (WR#) input. Data write operation is initiated when this pin is pulled low and the chip is selected.  When serial interface is selected, this pin R/W#(WR#) must be connected to $V_{SS}$ .
E (RD#)	I	This pin is MCU interface input.  When interfacing to a 6800-series microprocessor, this pin will be used as the Enable (E) signal. Read/write operation is initiated when this pin is pulled high (i.e. connect to $V_{DDIO}$ ) and the chip is selected.  When connecting to an 8080-microprocessor, this pin receives the Read (RD#) signal. Read operation is initiated when this pin is pulled low and the chip is selected.  When serial interface is selected, this pin E(RD#) must be connected to $V_{SS}$ .
D[15:0]	I/O	These pins are bi-directional data bus connecting to the MCU data bus.  Unused pins are recommended to tie low. (Except for D2 pin in serial mode)  Refer to Section 7.1 for different bus interface connection.
SA[95:0] SB[95:0] SC[95:0]	O	These pins provide the OLED segment driving signals. These pins are in high impedance state when display is off by command Set Display Off.  These 288 segment pins are divided into 3 groups, SA, SB and SC. Each group can have different color settings for color A, B and C.

<b>Pin Name</b>	<b>Pin Type</b>	<b>Description</b>
COM[63:0]	I/O	These pins provide the Common switch signals to the OLED panel. These pins are in high impedance state when display is off by command Set Display Off.
TR[11:0]	I	Testing reserved pins. These pins should be kept float.
NC	NC	Dummy pins. These pins should be kept float and should not be connected to any other signal pins nor any electrical signal. Do not connect NC pins together.

## 7 FUNCTIONAL BLOCK DESCRIPTIONS

### 7.1 MCU Interface Selection

SSD1331 MCU interface consist of 16 data pin and 5 control pins. The pin assignment at different interface mode is summarized in Table 4. Different MCU mode can be set by hardware selection on BS[3:0] pins (refer to Table 3 for BS pins setting)

**Table 4 - MCU interface assignment under different bus interface mode**

Pin Name Bus Interface	Data / Command Interface														Control Signal					
	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	E	R/W#	CS#	D/C#
8b / 8080	Tie Low							D7-D0							RD#	WR#	CS#	D/C#	RES#	
8b / 6800	Tie Low							D7-D0							E	R/W#	CS#	D/C#	RES#	
9b / 8080	Tie Low							D8-D0							RD#	WR#	CS#	D/C#	RES#	
9b / 6800	Tie Low							D8-D0							E	R/W#	CS#	D/C#	RES#	
16b / 8080	D15-D0														RD#	WR#	CS#	D/C#	RES#	
16b / 6800	D15-D0														E	R/W#	CS#	D/C#	RES#	
SPI	Tie Low											NC	SDIN	SCLK	Tie Low	CS#	D/C#	RES#		

#### 7.1.1 6800-series Parallel Interface

A low in R/W# indicates WRITE operation and high in R/W# indicates READ operation.  
 A low in D/C# indicates COMMAND read/write and high in D/C# indicates DATA read/write.  
 The E input serves as data latch signal while CS# is low. Data is latched at the falling edge of E signal.

**Table 5 - Control pins of 6800 interface**


Function	E	R/W#	CS#	D/C#
Write command	↓	L	L	L
Read status	↓	H	L	L
Write data	↓	L	L	H
Read data	↓	H	L	H

**Note**

- (1) ↓ stands for falling edge of signal
- (2) H stands for high in signal
- (3) L stands for low in signal

In order to match the operating frequency of display RAM with that of the microprocessor, some pipeline processing is internally performed which requires the insertion of a dummy read before the first actual display data read. This is shown in Figure 4.

**Figure 4 - Display data read back procedure - insertion of dummy read**



### 7.1.2 8080-series Parallel Interface

A low in D/C# indicates COMMAND read/write and high in D/C# indicates DATA read/write. A rising edge of RD# input serves as a data READ latch signal while CS# is kept low. A rising edge of WR# input serves as a data/command WRITE latch signal while CS# is kept low.

**Table 6 - Control pins of 8080 interface**


Function	RD#	WR#	CS#	D/C#
Write command	H	↑	L	L
Read status	↑	H	L	L
Write data	H	↑	L	H
Read data	↑	H	L	H

**Note**

- (1) ↑ stands for rising edge of signal
- (2) H stands for high in signal
- (3) L stands for low in signal

In order to match the operating frequency of display RAM with that of the microprocessor, some pipeline processing is internally performed which requires the insertion of a dummy read before the first actual display data read. This is shown in Figure 6.

**Figure 5 - Display data read back procedure - insertion of dummy read**





Alternatively, E(RD#) and R/W#(WR#) can be keep stable while CS# is serve as the data/command latch signal.

**Table 7 - Control pins of 8080 interface (Alternative form)**

Function	RD#	WR#	CS#	D/C#
Write command	H	L	↑	L
Read status	L	H	↑	L
Write data	H	L	↑	H
Read data	L	H	↑	H

**Note**

- (1) ↑ stands for rising edge of signal
- (2) H stands for high in signal
- (3) L stands for low in signal

**7.1.3 Serial Interface**


The serial interface consists of serial clock SCLK (D0), serial data SDIN (D1), D/C# and CS#. SCLK is shifted into an 8-bit shift register on every rising edge of SCLK in the order of D7, D6... D0. D/C# is sampled on every eighth clock and the data byte in the shift register is written to the Display Data RAM or command register in the same clock.

Under serial mode, only write operations are allowed.

**Table 8 - Control pins of Serial interface**

Function	E	R/W#	CS#	D/C#
Write command	Tie low	Tie low	L	L
Write data	Tie low	Tie low	L	H

**Figure 6 - Write procedure in SPI mode**



## 7.2 Command Decoder

This module determines whether the input should be interpreted as data or command based upon the input of the D/C# pin.

If D/C# pin is high, data is written to Graphic Display Data RAM (GDDRAM). If it is low, the inputs at D0-D15 are interpreted as a Command and it will be decoded and be written to the corresponding command register.

## 7.3 Oscillator Circuit and Display Time Generator

### 7.3.1 Oscillator




Figure 7 - Oscillator Circuit

This module is an On-Chip low power RC oscillator circuitry (Figure 7). The operation clock (CLK) can be generated either from internal oscillator or external source CL pin by CLS pin. If CLS pin is high, internal oscillator is selected. If CLS pin is low, external clock from CL pin will be used for CLK. The frequency of internal oscillator  $F_{OSC}$  can be programmed by command B3h (Set oscillator frequency).

The display clock (DCLK) for the Display Timing Generator is derived from CLK. The division factor “D” can be programmed from 1 to 16 by command B3h.

$$DCLK = F_{osc} / D$$

The frame frequency of display is determined by the following formula.

$$F_{FRM} = \frac{F_{osc}}{D \times K \times \text{No. of Mux}}$$


where

- D stands for clock divide ratio. It is set by command B3h A[3:0]. The divide ratio has the range from 1 to 16.
- K is the number of display clocks per row. The value is derived by  
 $K = \text{Phase 1 period} + \text{Phase 2 period} + PW63$  (longest current drive pulse width)  
 $= 4 + 7 + 125 = 136$  at power on reset
- Number of multiplex ratio is set by command A8h. The power on reset value is 64
- $F_{OSC}$  is the oscillator frequency. It can be adjusted by command B3h A[7:4]

If the frame frequency is set too low, display flickering may occur. On the other hand, higher frame frequency leads to higher power consumption on the whole system. In normal application, it's suggested to set the frame frequency between 100Hz and 110Hz.

### 7.3.2 FR synchronization

FR synchronization signal can be used to prevent tearing effect.



The starting time to write a new image to OLED driver is depended on the MCU writing speed. If MCU can finish writing a frame image within one frame period, it is classified as fast write MCU. For MCU needs longer writing time to complete (more than one frame but within two frames), it is a slow write one.

**For fast write MCU:** MCU should start to write new frame of ram data just after rising edge of FR pulse and should be finished well before the rising edge of the next FR pulse.

**For slow write MCU:** MCU should start to write new frame ram data after the falling edge of the 1<sup>st</sup> FR pulse and must be finished before the rising edge of the 3<sup>rd</sup> FR pulse.

### 7.4 Reset Circuit

When RES# input is pulled low, the chip is initialized with the following status:

1. Display is OFF
2. 64 MUX Display Mode
3. Display start line is set at display RAM address 0
4. Display offset set to 0
5. Normal segment and display data column address and row address mapping (SEG0 mapped to address 00H and COM0 mapped to address 00H)
6. Column address counter is set at 0
7. Master contrast control register is set at 0FH
8. Individual contrast control registers of color A, B, and C are set at 80H
9. Shift register data clear in serial interface
10. Normal display mode (Equivalent to A4 command)

## 7.5 Graphic Display Data RAM (GDDRAM)

### 7.5.1 GDDRAM structure

The GDDRAM is a bit mapped static RAM holding the pattern to be displayed. The RAM size is 96 x 64 x 16bits.

For mechanical flexibility, re-mapping on both Segment and Common outputs can be selected by software.

For vertical scrolling of the display, an internal register storing display start line can be set to control the portion of the RAM data to be mapped to the display.

Each pixel has 16-bit data. Three sub-pixels for color A, B and C have 6 bits, 5 bits and 6 bits respectively. The arrangement of data pixel in graphic display data RAM is shown below.

Figure 8 - 65k Color Depth Graphic Display Data RAM Structure

Column Address	Normal	0	1	2	:	93	94	95													
	Remap	95	94	93	:	2	1	0													
Data Format		A4 B5 C4	A4 B5 C4	A4 B5 C4	:	A4 B5 C4	A4 B5 C4	A4 B5 C4													
		A3 B4 C3	A3 B4 C3	A3 B4 C3	:	A3 B4 C3	A3 B4 C3	A3 B4 C3													
		A2 B3 C2	A2 B3 C2	A2 B3 C2	:	A2 B3 C2	A2 B3 C2	A2 B3 C2													
		A1 B2 C1	A1 B2 C1	A1 B2 C1	:	A1 B2 C1	A1 B2 C1	A1 B2 C1													
		A0 B1 C0	A0 B1 C0	A0 B1 C0	:	A0 B1 C0	A0 B1 C0	A0 B1 C0													
Row Address		B0	B0	B0	:	B0	B0	B0													
Normal	Remap																				
0	63	5	6	5	5	6	5	5	6	5	:	5	6	5	5	6	5	5	6	5	
1	62										:										
2	61										:										
:	:	no. of bits of data in this cell																			
61	2										:										
62	1										:										
63	0										:										

SEG OUTPUT

SA0	SB0	SC0	SA1	SB1	SC1	SA2	SB2	SC2	:	SA93	SB93	SC93	SA94	SB94	SC94	SA95	SB95	SC95
-----	-----	-----	-----	-----	-----	-----	-----	-----	---	------	------	------	------	------	------	------	------	------

COM OUTPUT

COM0
COM1
COM2
:
COM61
COM62
COM63

### 7.5.2 Data bus to RAM mapping under different input mode

Table 9 - Data bus usage under different bus width and color depth mode

Bus width	Color Depth	Input order	Data bus																
			D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
8 bits	256		X	X	X	X	X	X	X	X	X	C <sub>4</sub>	C <sub>3</sub>	C <sub>2</sub>	B <sub>5</sub>	B <sub>4</sub>	B <sub>3</sub>	A <sub>4</sub>	A <sub>3</sub>
8 bits	65k format 1	1st	X	X	X	X	X	X	X	X	X	C <sub>4</sub>	C <sub>3</sub>	C <sub>2</sub>	C <sub>1</sub>	C <sub>0</sub>	B <sub>5</sub>	B <sub>4</sub>	B <sub>3</sub>
		2nd	X	X	X	X	X	X	X	X	X	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>
8 bits	65k format 2	1st	X	X	X	X	X	X	X	X	X	C <sub>4</sub>	C <sub>3</sub>	C <sub>2</sub>	C <sub>1</sub>	C <sub>0</sub>	B <sub>5</sub>	B <sub>4</sub>	B <sub>3</sub>
		2nd	X	X	X	X	X	X	X	X	X	B <sub>5</sub>	B <sub>4</sub>	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>	A <sub>4</sub>	A <sub>3</sub>
		3rd	X	X	X	X	X	X	X	X	X	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	X	X	X
16 bits	65k		C <sub>4</sub>	C <sub>3</sub>	C <sub>2</sub>	C <sub>1</sub>	C <sub>0</sub>	B <sub>5</sub>	B <sub>4</sub>	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	
9 bits	65k	1st	X	X	X	X	X	X	X	X	C <sub>4</sub>	C <sub>3</sub>	C <sub>2</sub>	C <sub>1</sub>	C <sub>0</sub>	X	B <sub>5</sub>	B <sub>4</sub>	B <sub>3</sub>
		2nd	X	X	X	X	X	X	X	X	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	X

### 7.5.3 RAM mapping and Different color depth mode

At 65k color depth mode, color A, B, C are directly mapped to the RAM content. At 256-color mode, the RAM content will be filled up to 65k format.

Figure 9 - 256-color mode mapping

	SCn					SBn						SAn				
65k color	C <sub>4</sub>	C <sub>3</sub>	C <sub>2</sub>	C <sub>1</sub>	C <sub>0</sub>	B <sub>5</sub>	B <sub>4</sub>	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>
256 color	C <sub>4</sub>	C <sub>3</sub>	C <sub>2</sub>	*C <sub>4</sub>	*C <sub>4</sub>	B <sub>5</sub>	B <sub>4</sub>	B <sub>3</sub>	B <sub>5</sub>	*B <sub>5</sub>	*B <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	*A <sub>4</sub>	*A <sub>4</sub>	*A <sub>4</sub>

Note:

<sup>(1)</sup> n = 0 ~ 95

<sup>(2)</sup> bits with \* are copied from corresponding bits in order to fill up 65K format.

### 7.6 Gray Scale Decoder

The gray scale effect is generated by controlling the pulse width of segment drivers in current drive phase. The gray scale table stores the corresponding pulse widths of the 63 gray scale levels (GS0~GS63). The wider the pulse width, the brighter the pixel will be. A single gray scale table supports all the three colors A, B and C. The pulse widths can be set by software commands.

As shown in Figure 10, color B sub-pixel RAM data has 6 bits, represent the 64 gray scale levels from GS0 to GS63. color A and color C sub-pixel RAM data has only 5 bits, represent 32 gray scale levels from GS0, GS2, ..., GS62.

Figure 10 - Relation between GDRAM content and gray scale table entry for three colors in 65K color mode



Color A, C RAM data (5 bits)	Color B RAM data (6 bits)	Gray Scale	Default pulse width of GS[0:63] in terms of DCLK
00000	000000	GS0	0
-	000001	GS1	1
00001	000010	GS2	3
-	000011	GS3	5
00010	000100	GS4	7
:	:	:	:
:	:	:	:
:	:	:	:
11110	111100	GS60	119
-	111101	GS61	121
11111	111110	GS62	123
-	111111	GS63	125

The duration of different GS are programmable.

Figure 11 - Illustration of relation between graphic display RAM value and gray scale control

Gray scale table

Gray Scale	Value/DCLKs
GS0	0
GS1	1
GS2	3
:	:
GS62	123
GS63	125



### 7.7 SEG / COM Driving block

This block is used to derive the incoming power sources into the different levels of internal use voltage and current.

- $V_{CC}$  is the most positive voltage supply.
- $V_{COMH}$  is the Common deselected level. It is internally regulated.
- $V_{LSS}$  is the ground path of the analog and panel current.
- $I_{REF}$  is a reference current source for segment current drivers  $I_{SEG}$ . The relationship between reference current and segment current of a color is:  

$$I_{SEG} = \text{Contrast} / 256 \times I_{REF} \times \text{scale factor}$$

in which

the contrast (0~255) is set by Set Contrast command; and  
the scale factor (1 ~ 16) is set by Master Current Control command.

For example, in order to achieve  $I_{SEG} = 160\mu A$  at maximum contrast 255,  $I_{REF}$  is set to around  $10\mu A$ . This current value is obtained by connecting an appropriate resistor from  $I_{REF}$  pin to  $V_{SS}$  as shown in Figure 12.

Recommended range for  $I_{REF} = 10\mu A \pm 2\mu A$





Figure 12 -  $I_{REF}$  Current Setting by Resistor Value

Since the voltage at  $I_{REF}$  pin is  $V_{CC} - 3V$ , the value of resistor  $R1$  can be found as below.

$$R1 = (\text{Voltage at } I_{REF} - V_{SS}) / I_{REF} = (V_{CC} - 3) / 10\mu A \approx 1.3M\Omega \text{ for } V_{CC} = 16V.$$


Figure 13 -  $I_{SEG}$  current vs  $V_{CC}$  setting at constant  $I_{REF}$ , Contrast = FFh



## 7.8 Common and Segment Drivers

Segment drivers consist of 288 (96 x 3 colors) current sources to drive OLED panel. The driving current can be adjusted from 0 to 160uA with 256 steps by contrast setting command (81h,82h,83h). Common drivers generate scanning voltage pulse. The block diagrams and waveforms of the segment and common driver are shown as follow.

Figure 14 - Segment and Common Driver Block Diagram




The commons are scanned sequentially, row by row. If a row is not selected, all the pixels on the row are in reverse bias by driving those commons to voltage  $V_{COMH}$  as shown in Figure 15

In the scanned row, the pixels on the row will be turned ON or OFF by sending the corresponding data signal to the segment pins. If the pixel is turned OFF, the segment current is kept at 0. On the other hand, the segment drives to  $I_{SEG}$  when the pixel is turned ON.



Figure 15 - Segment and Common Driver Signal Waveform




There are four phases to driving an OLED a pixel. In phase 1, the pixel is reset by the segment driver to  $V_{LSS}$  in order to discharge the previous data charge stored in the parasitic capacitance along the segment electrode. The period of phase 1 can be programmed by command B1h A[3:0] from 1 to 16 DCLK. An OLED panel with larger capacitance requires a longer period for discharging.

In phase 2, first pre-charge is performed. The pixel is driven to attain the corresponding voltage level  $V_P$  from  $V_{LSS}$ . The amplitude of  $V_P$  can be programmed by the command BBh. The period of phase 2 can be programmed in length from 1 to 16 DCLK by command B1h A[7:4]. If the capacitance value of the pixel of OLED panel is larger, a longer period is required to charge up the capacitor to reach the desired voltage.

In phase 3, the OLED pixel is driven to the targeted driving voltage through second pre-charge. The second pre-charge can control the speed of the charging process. The period of phase 3 can be programmed by commands 8Ah, 8Bh and 8Ch.

Last phase (phase 4) is current drive stage. The current source in the segment driver delivers constant current to the pixel. The driver IC employs Pulse Width Modulation (PWM) method to control the gray scale of each pixel individually. The wider pulse widths in the current drive stage results in brighter pixels and vice versa. This is shown in the following figure.

**Figure 16 - Gray Scale Control by PWM in Segment**



After finishing phase 4, the driver IC will go back to phase 1 to display the next row image data. This four-step cycle is run continuously to refresh image display on OLED panel.

The length of phase 4 is defined by command B8h "Set Gray Scale Table" or B9h "Enable Linear Gray Scale Table". In the table, the gray scale is defined in incremental way, with reference to the length of previous table entry.


## 7.9 Power ON and OFF sequence

The following figures illustrate the recommended power ON and power OFF sequence of SSD1331 (assume  $V_{DD}$  and  $V_{DDIO}$  are at the same voltage level).

### Power ON sequence:

1. Power ON  $V_{DD}$ ,  $V_{DDIO}$ .
2. After  $V_{DD}$ ,  $V_{DDIO}$  become stable, set RES# pin LOW (logic low) for at least 3 $\mu$ s ( $t_1$ ) and then HIGH (logic high).
3. After set RES# pin LOW (logic low), wait for at least 3 $\mu$ s ( $t_2$ ). Then Power ON  $V_{CC}$ .<sup>(1)</sup>
4. After  $V_{CC}$  become stable, send command AFh for display ON. SEG/COM will be ON after 100ms ( $t_{AF}$ ).


Figure 17 : The Power ON sequence



### Power OFF sequence:

1. Send command AEh for display OFF.
2. Wait until panel discharges completely.
3. Power OFF  $V_{CC}$ .<sup>(1), (2)</sup>
4. Wait for 100ms ( $t_{OFF}$ ). Power OFF  $V_{DD}$ ,  $V_{DDIO}$ .

Figure 18 : The Power OFF sequence



### Note:

<sup>(1)</sup> Since an ESD protection circuit is connected between  $V_{DD}$  and  $V_{CC}$ ,  $V_{CC}$  becomes lower than  $V_{DD}$  whenever  $V_{DD}$  is ON and  $V_{CC}$  is OFF as shown in the dotted line of  $V_{CC}$  in Figure 18 and Figure 19.

<sup>(2)</sup>  $V_{CC}$  should be kept float when it is OFF.

## 8 COMMAND TABLE

Table 10 - Command Table

Fundamental Commands											Command	Description	Default
D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0				
0 0 0	15 A[6:0] B[6:0]	0 * *	0 A <sub>6</sub> B <sub>6</sub>	0 A <sub>5</sub> B <sub>5</sub>	1 A <sub>4</sub> B <sub>4</sub>	0 A <sub>3</sub> B <sub>3</sub>	1 A <sub>2</sub> B <sub>2</sub>	0 A <sub>1</sub> B <sub>1</sub>	1 A <sub>0</sub> B <sub>0</sub>		Set Column Address	Setup Column start and end address A[6:0] start address from 00d-95d B[6:0] end address from 00d-95d	00d (00h) 95d (5Fh)
0 0 0	75 A[5:0] B[5:0]	0 * *	1 * *	1 A <sub>5</sub> B <sub>5</sub>	1 A <sub>4</sub> B <sub>4</sub>	0 A <sub>3</sub> B <sub>3</sub>	1 A <sub>2</sub> B <sub>2</sub>	0 A <sub>1</sub> B <sub>1</sub>	1 A <sub>0</sub> B <sub>0</sub>		Set Row Address	Setup Row start and end address A[5:0] start address from 00d-63d B[5:0] end address from 00d-63d	00d (00h) 63d (3Fh)
0 0	81 A[7:0]	1 A <sub>7</sub>	0 A <sub>6</sub>	0 A <sub>5</sub>	0 A <sub>4</sub>	0 A <sub>3</sub>	0 A <sub>2</sub>	0 A <sub>1</sub>	1 A <sub>0</sub>		Set Contrast for Color "A"	Set contrast for all color "A" segment (Pins:SA0 – SA95) A[7:0] valid range: 00d to 255d	128d (80h)
0 0	82 A[7:0]	1 A <sub>7</sub>	0 A <sub>6</sub>	0 A <sub>5</sub>	0 A <sub>4</sub>	0 A <sub>3</sub>	0 A <sub>2</sub>	1 A <sub>1</sub>	0 A <sub>0</sub>		Set Contrast for Color "B"	Set contrast for all color "B" segment (Pins:SB0 – SB95). A[7:0] valid range: 00d to 255d	128d (80h)
0 0	83 A[7:0]	1 A <sub>7</sub>	0 A <sub>6</sub>	0 A <sub>5</sub>	0 A <sub>4</sub>	0 A <sub>3</sub>	0 A <sub>2</sub>	1 A <sub>1</sub>	1 A <sub>0</sub>		Set Contrast for Color "C"	Set contrast for all color "C" segment (Pins:SC0 – SC95). A[7:0] valid range: 00d to 255d	128d (80h)
0 0	87 A[3:0]	1 0	0 0	0 0	0 0	0 A <sub>3</sub>	1 A <sub>2</sub>	1 A <sub>1</sub>	1 A <sub>0</sub>		Master Current Control	Set master current attenuation factor A[3:0] from 00d to 15d corresponding to 1/16, 2/16... to 16/16 attenuation.	15d (0Fh)

Fundamental Commands																				
D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description	Default								
0 0 0 0 0 0	8A A[7:0] 8B A[7:0] 8C A[7:0]	1 A <sub>7</sub> 1 A <sub>7</sub> 1 A <sub>7</sub>	0 A <sub>6</sub> 0 A <sub>6</sub> 0 A <sub>6</sub>	0 A <sub>5</sub> 0 A <sub>5</sub> 0 A <sub>5</sub>	0 A <sub>4</sub> 0 A <sub>4</sub> 0 A <sub>4</sub>	1 A <sub>3</sub> 1 A <sub>3</sub> 1 A <sub>3</sub>	0 A <sub>2</sub> 0 A <sub>2</sub> 1 A <sub>2</sub>	1 A <sub>1</sub> 0 A <sub>1</sub> 1 A <sub>1</sub>	0 A <sub>0</sub> 1 A <sub>0</sub> 0 A <sub>0</sub>	Set Second Pre-charge Speed for Color "A", "B" and "C"	<p>A[7:0]: Set Second Pre-charge Speed Ranges: 0000000b to 1111111b, a higher value of A[7:0] gives a higher Second Pre-charge speed.</p> <p><b>Note</b>  <sup>(1)</sup> The default values of A[7:0] in 8Ah, A[7:0] in 8Bh and A[7:0] in 8Ch are equal to the contrast values for color A, B and C( refer to commands: 81h, 82h, 83h) respectively.  <sup>(2)</sup> All six bytes (8Ah A[7:0], 8Bh A[7:0] and 8Ch A[7:0]) must be inputted together. For example: the original value is like that</p> <table border="1"> <thead> <tr> <th colspan="2">Original value</th> </tr> </thead> <tbody> <tr> <td>8Ah A[7:0]:</td> <td>80h</td> </tr> <tr> <td>8Bh A[7:0]:</td> <td>80h</td> </tr> <tr> <td>8Ch A[7:0]:</td> <td>80h</td> </tr> </tbody> </table> <p>If it is wanted to change the value of 8Bh A[7:0] to 75h, then all the following 6 bytes must be inputted:  8Ah,80h,  8Bh,75h,  8Ch,80h.</p>	Original value		8Ah A[7:0]:	80h	8Bh A[7:0]:	80h	8Ch A[7:0]:	80h	A[7:0] of 81h A[7:0] of 82h A[7:0] of 83h
Original value																				
8Ah A[7:0]:	80h																			
8Bh A[7:0]:	80h																			
8Ch A[7:0]:	80h																			
0 0	A0 A[7:0]	1 A <sub>7</sub>	0 A <sub>6</sub>	1 A <sub>5</sub>	0 A <sub>4</sub>	0 A <sub>3</sub>	0 A <sub>2</sub>	0 A <sub>1</sub>	0 A <sub>0</sub>	Remap & Color Depth setting	<p>Set driver remap and color depth  A[0]=0, Horizontal address increment  A[0]=1, Vertical address increment</p> <p>A[1]=0, RAM Column 0 to 95 maps to Pin Seg (SA,SB,SC) 0 to 95  A[1]=1, RAM Column 0 to 95 maps to Pin Seg (SA,SB,SC) 95 to 0</p> <p>A[2]=0, normal order SA,SB,SC (e.g. RGB)  A[2]=1, reverse order SC,SB,SA (e.g. BGR)</p> <p>A[3]=0, Disable left-right swapping on COM  A[3]=1, Set left-right swapping on COM</p> <p>A[4]=0, Scan from COM 0 to COM [N –1]  A[4]=1, Scan from COM [N-1] to COM0. Where N is the multiplex ratio.</p> <p>A[5]=0, Disable COM Split Odd Even (RESET)  A[5]=1, Enable COM Split Odd Even</p> <p>A[7:6] = 00; 256 color format  A[7:6] = 01; 65k color format  A[7:6] = 10; 65k color format 2  If 9 / 18 bit mode is selected, color depth will be fixed to 65k regardless of the setting.</p>	A[0]=0 A[1]=0 A[2]=0 A[3]=0 A[4]=0 A[5]=0 A[7:6]=01								
0 0	A1 A[5:0]	1 0	0 0	1 A <sub>5</sub>	0 A <sub>4</sub>	0 A <sub>3</sub>	0 A <sub>2</sub>	0 A <sub>1</sub>	1 A <sub>0</sub>	Set Display Start Line	<p>Set display start line register by Row  A[5:0]: from 00d to 63d</p>	00d (00h)								
0 0	A2 A[5:0]	1 0	0 0	1 A <sub>5</sub>	0 A <sub>4</sub>	0 A <sub>3</sub>	0 A <sub>2</sub>	1 A <sub>1</sub>	0 A <sub>0</sub>	Set Display Offset	<p>Set vertical offset by Com  A[5:0]: from 00d to 63d</p>	00d (00h)								

Fundamental Commands												
D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description	Default
0000	A4 / A5 / A6 / A7 /	1	0	1	0	0	1	X <sub>1</sub>	X <sub>0</sub>	Set Display Mode	A4h=Normal Display A5h=Entire Display On, all pixels turn on at GS63 A6h=Entire Display Off, all pixels turn off A7h=Inverse Display	A4h
00	A8 A[5:0]	1 0	0 0	1 A <sub>5</sub>	0 A <sub>4</sub>	1 A <sub>3</sub>	0 A <sub>2</sub>	0 A <sub>1</sub>	0 A <sub>0</sub>	Set Multiplex Ratio	Set MUX ratio to N+1 Mux N = A[5:0] from 15d to 63d A[5:0] from 00d to 14d are invalid entry	63d (3Fh)
00	AD A[7:0]	1 1	0 0	1 0	0 0	1 1	1 1	0 1	1 A <sub>0</sub>	Set Master Configuration	A[0]=0b, Select external V <sub>CC</sub> supply A[0]=1b, Reserved (RESET)  <b>Note</b> (1) Bit A[0] <b>must be</b> set to 0b after RESET. (2) The setting will be activated after issuing Set Display ON command (AFh)	A[0] = 1
00	AE AF	1	0	1	0	1	1	1	A <sub>0</sub>	Set Display On/Off	A Eh = Display off (sleep mode) A Fh = Display on in normal mode	A Eh
00	B0 A[7:0]	1 A <sub>7</sub>	0 A <sub>6</sub>	1 A <sub>5</sub>	1 A <sub>4</sub>	0 A <sub>3</sub>	0 A <sub>2</sub>	0 A <sub>1</sub>	0 A <sub>0</sub>	Power Save Mode	A[7:0]=1Ah, Enable power save mode (RESET) Other setting = TBD	1Ah
00	B1 A[7:0]	1 A <sub>7</sub>	0 A <sub>6</sub>	1 A <sub>5</sub>	1 A <sub>4</sub>	0 A <sub>3</sub>	0 A <sub>2</sub>	0 A <sub>1</sub>	1 A <sub>0</sub>	Phase 1 and 2 period adjustment	A[3:0] Phase 1 period in N DCLK. 1~15 DCLK allowed. A[7:4] Phase 2 period in N DCLK. 1~15 DCLK allowed	74h
00	B3 A[7:0]	1 A <sub>7</sub>	0 A <sub>6</sub>	1 A <sub>5</sub>	1 A <sub>4</sub>	0 A <sub>3</sub>	0 A <sub>2</sub>	1 A <sub>1</sub>	1 A <sub>0</sub>	Display Clock Divider / Oscillator Frequency	A[3:0]: Define the divide ratio (D) of the display clocks (DCLK): Divide ratio (D) = A[3:0] + 1 (i.e., 1 to 16) A[7:4] Fosc frequency. Frequency increases as setting value increases	D0h
00000000	B8 A[6:0] B[6:0] C[6:0] ... AE[6:0] AF[6:0]	1 * * * ... * *	0 A <sub>6</sub> B <sub>6</sub> C <sub>6</sub> ... AE <sub>6</sub> AF <sub>6</sub>	1 A <sub>5</sub> B <sub>5</sub> C <sub>5</sub> ... AE <sub>5</sub> AF <sub>5</sub>	1 A <sub>4</sub> B <sub>4</sub> C <sub>4</sub> ... AE <sub>4</sub> AF <sub>4</sub>	1 A <sub>3</sub> B <sub>3</sub> C <sub>3</sub> ... AE <sub>3</sub> AF <sub>3</sub>	0 A <sub>2</sub> B <sub>2</sub> C <sub>2</sub> ... AE <sub>2</sub> AF <sub>2</sub>	0 A <sub>1</sub> B <sub>1</sub> C <sub>1</sub> ... AE <sub>1</sub> AF <sub>1</sub>	0 A <sub>0</sub> B <sub>0</sub> C <sub>0</sub> ... AE <sub>0</sub> AF <sub>0</sub>	Set Gray Scale Table	These 32 parameters define pulse widths of GS1 to GS63 in terms of DCLK A[6:0]: Pulse width for GS1, RESET=01d B[6:0]: Pulse width for GS3, RESET=05d C[6:0]: Pulse width for GS5, RESET=09d ... AE[6:0]: Pulse width for GS61, RESET=121d AF[6:0]: Pulse width for GS63, RESET=125d <b>Note:</b> (1) GS0 has no pre-charge and current drive stages. (2) GS2, GS4...GS62 are derived by P <sub>n</sub> = (P <sub>n-1</sub> +P <sub>n+1</sub> )/2 (3) P <sub>n</sub> will be truncated to integer if it is with decimal point. (4) P <sub>n+1</sub> should always be set to larger than P <sub>n-1</sub> (5) Max pulse width is 125	

Fundamental Commands																														
D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description	Default																		
0	B9	1	0	1	1	1	0	0	1	Enable Linear Gray Scale Table	Reset built in gray scale table (Linear) Pulse width for GS1 = 1d; Pulse width for GS2 = 3d; Pulse width for GS3 = 5d; ... Pulse width for GS61 = 121d; Pulse width for GS62 = 123d; Pulse width for GS63 = 125d.																			
0	BB	1	0	1	1	1	0	1	1	Set Pre-charge level	Set pre-charge voltage level. All three color share the same pre-charge voltage.	3Eh																		
0	A[5:0]	0	0	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	0		<table border="1"> <thead> <tr> <th>A[5:1]</th> <th>Hex code</th> <th>pre-charge voltage</th> </tr> </thead> <tbody> <tr> <td>00000</td> <td>00h</td> <td>0.10 x V<sub>CC</sub></td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> </tr> <tr> <td>11111</td> <td>3Eh</td> <td>0.50 x V<sub>CC</sub></td> </tr> </tbody> </table>		A[5:1]	Hex code	pre-charge voltage	00000	00h	0.10 x V <sub>CC</sub>	:	:	:	11111	3Eh	0.50 x V <sub>CC</sub>						
A[5:1]	Hex code	pre-charge voltage																												
00000	00h	0.10 x V <sub>CC</sub>																												
:	:	:																												
11111	3Eh	0.50 x V <sub>CC</sub>																												
Refer to Figure 28 for the details setting of A[5:1].																														
0	BC-BD	1	0	1	1	1	1	0	X <sub>0</sub>	NOP	Command for No operation																			
0	BE	1	0	1	1	1	1	1	0	Set V <sub>COMH</sub>	Set COM deselect voltage level (V <sub>COMH</sub> )	3Eh																		
0	A[5:1]	0	0	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	0		<table border="1"> <thead> <tr> <th>A[5:1]</th> <th>Hex code</th> <th>V<sub>COMH</sub></th> </tr> </thead> <tbody> <tr> <td>00000</td> <td>00h</td> <td>0.44 x V<sub>CC</sub></td> </tr> <tr> <td>01000</td> <td>10h</td> <td>0.52 x V<sub>CC</sub></td> </tr> <tr> <td>10000</td> <td>20h</td> <td>0.61 x V<sub>CC</sub></td> </tr> <tr> <td>11000</td> <td>30h</td> <td>0.71 x V<sub>CC</sub></td> </tr> <tr> <td>11111</td> <td>3Eh</td> <td>0.83 x V<sub>CC</sub></td> </tr> </tbody> </table>		A[5:1]	Hex code	V <sub>COMH</sub>	00000	00h	0.44 x V <sub>CC</sub>	01000	10h	0.52 x V <sub>CC</sub>	10000	20h	0.61 x V <sub>CC</sub>	11000	30h	0.71 x V <sub>CC</sub>	11111	3Eh	0.83 x V <sub>CC</sub>
A[5:1]	Hex code	V <sub>COMH</sub>																												
00000	00h	0.44 x V <sub>CC</sub>																												
01000	10h	0.52 x V <sub>CC</sub>																												
10000	20h	0.61 x V <sub>CC</sub>																												
11000	30h	0.71 x V <sub>CC</sub>																												
11111	3Eh	0.83 x V <sub>CC</sub>																												
0	E3	1	1	1	0	0	0	1	1	NOP	Command for No operation																			
0	FD	1	1	1	1	1	1	0	1	Set Command Lock	A[2]: MCU protection status A[2] = 0b, Unlock OLED driver IC MCU interface from entering command [reset]	12h																		
0	A[2]	0	0	0	1	0	A <sub>2</sub>	1	0		A[2] = 1b, Lock OLED driver IC MCU interface from entering command																			
											<b>Note</b> <sup>(1)</sup> The locked OLED driver IC MCU interface prohibits all commands and memory access except the FDh command.																			

Graphic Acceleration Commands												
D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description	Default
0	21	0	0	1	0	0	0	0	1	Draw Line	A[6:0]: Column Address of Start B[5:0]: Row Address of Start C[6:0]: Column Address of End D[5:0]: Row Address of End E[5:1]: Color C of the line F[5:0]: Color B of the line G[5:1]: Color A of the line	
0	A[6:0]	*	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>			
0	B[5:0]	*	*	B <sub>5</sub>	B <sub>4</sub>	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>			
0	C[6:0]	*	C <sub>6</sub>	C <sub>5</sub>	C <sub>4</sub>	C <sub>3</sub>	C <sub>2</sub>	C <sub>1</sub>	C <sub>0</sub>			
0	D[5:0]	*	*	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>			
0	E[5:1]	*	*	E <sub>5</sub>	E <sub>4</sub>	E <sub>3</sub>	E <sub>2</sub>	E <sub>1</sub>	*			
0	F[5:0]	*	*	F <sub>5</sub>	F <sub>4</sub>	F <sub>3</sub>	F <sub>2</sub>	F <sub>1</sub>	F <sub>0</sub>			
0	G[5:1]	*	*	G <sub>5</sub>	G <sub>4</sub>	G <sub>3</sub>	G <sub>2</sub>	G <sub>1</sub>	*			
0	22	0	0	1	0	0	0	1	0	Drawing Rectangle	A[6:0]: Column Address of Start B[5:0]: Row Address of Start C[6:0]: Column Address of End D[5:0]: Row Address of End E[5:1]: Color C of the line F[5:0]: Color B of the line G[5:1]: Color A of the line H[5:1]: Color C of the fill area I[5:0]: Color B of the fill area J[5:1]: Color A of the fill area	
0	A[6:0]	*	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>			
0	B[5:0]	*	*	B <sub>5</sub>	B <sub>4</sub>	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>			
0	C[6:0]	*	C <sub>6</sub>	C <sub>5</sub>	C <sub>4</sub>	C <sub>3</sub>	C <sub>2</sub>	C <sub>1</sub>	C <sub>0</sub>			
0	D[5:0]	*	*	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>			
0	E[5:1]	*	*	E <sub>5</sub>	E <sub>4</sub>	E <sub>3</sub>	E <sub>2</sub>	E <sub>1</sub>	*			
0	F[5:0]	*	*	F <sub>5</sub>	F <sub>4</sub>	F <sub>3</sub>	F <sub>2</sub>	F <sub>1</sub>	F <sub>0</sub>			
0	G[5:1]	*	*	G <sub>5</sub>	G <sub>4</sub>	G <sub>3</sub>	G <sub>2</sub>	G <sub>1</sub>	*			
0	H[5:1]	*	*	H <sub>5</sub>	H <sub>4</sub>	H <sub>3</sub>	H <sub>2</sub>	H <sub>1</sub>	*			
0	I[5:0]	*	*	I <sub>5</sub>	I <sub>4</sub>	I <sub>3</sub>	I <sub>2</sub>	I <sub>1</sub>	I <sub>0</sub>			
0	J[5:1]	*	*	J <sub>5</sub>	J <sub>4</sub>	J <sub>3</sub>	J <sub>2</sub>	J <sub>1</sub>	*			
0	23	0	0	1	0	0	0	1	1	Copy	A[6:0]: Column Address of Start B[5:0]: Row Address of Start C[6:0]: Column Address of End D[5:0]: Row Address of End E[6:0]: Column Address of New Start F[5:0]: Row Address of New Start	
0	A[6:0]	*	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>			
0	B[5:0]	*	*	B <sub>5</sub>	B <sub>4</sub>	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>			
0	C[6:0]	*	C <sub>6</sub>	C <sub>5</sub>	C <sub>4</sub>	C <sub>3</sub>	C <sub>2</sub>	C <sub>1</sub>	C <sub>0</sub>			
0	D[5:0]	*	*	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>			
0	E[6:0]	*	E <sub>6</sub>	E <sub>5</sub>	E <sub>4</sub>	E <sub>3</sub>	E <sub>2</sub>	E <sub>1</sub>	E <sub>0</sub>			
0	F[5:0]	*	*	F <sub>5</sub>	F <sub>4</sub>	F <sub>3</sub>	F <sub>2</sub>	F <sub>1</sub>	F <sub>0</sub>			
0	24	0	0	1	0	0	1	0	0	Dim Window	A[6:0]: Column Address of Start B[5:0]: Row Address of Start C[6:0]: Column Address of End D[5:0]: Row Address of End The effect of dim window: GS15~GS0 no change GS19~GS16 become GS4 GS23~GS20 become GS5 ... GS63~GS60 become GS15	
0	A[6:0]	*	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>			
0	B[5:0]	*	*	B <sub>5</sub>	B <sub>4</sub>	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>			
0	C[6:0]	*	C <sub>6</sub>	C <sub>5</sub>	C <sub>4</sub>	C <sub>3</sub>	C <sub>2</sub>	C <sub>1</sub>	C <sub>0</sub>			
0	D[5:0]	*	*	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>			
0	25	0	0	1	0	0	1	0	1	Clear Window	A[6:0]: Column Address of Start B[5:0]: Row Address of Start C[6:0]: Column Address of End D[5:0]: Row Address of End	
0	A[6:0]	*	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>			
0	B[5:0]	*	*	B <sub>5</sub>	B <sub>4</sub>	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>			
0	C[6:0]	*	C <sub>6</sub>	C <sub>5</sub>	C <sub>4</sub>	C <sub>3</sub>	C <sub>2</sub>	C <sub>1</sub>	C <sub>0</sub>			
0	D[5:0]	*	*	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>			
0	26	0	0	1	0	0	1	1	0	Fill Enable / Disable	A0 0 : Disable Fill for Draw Rectangle Command (RESET) 1 : Enable Fill for Draw Rectangle Command A[3:1] 000: Reserved values A4 0 : Disable reverse copy (RESET) 1 : Enable reverse during copy command.	
0	A[4:0]	*	*	*	A <sub>4</sub>	0	0	0	A <sub>0</sub>			



Graphic Acceleration Commands												
D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description	Default
0	27	0	0	1	0	0	1	1	1	Continuous Horizontal & Vertical Scrolling Setup	A[6:0]: Set number of column as horizontal scroll offset Range: 0d-95d ( no horizontal scroll if equals to 0)	
0	A[6:0]	*	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>		B[5:0]: Define start row address	
0	B[5:0]	*	*	B <sub>5</sub>	B <sub>4</sub>	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>		C[6:0]: Set number of rows to be horizontal scrolled B[5:0]+C[6:0] <=64	
0	C[6:0]	*	C <sub>6</sub>	C <sub>5</sub>	C <sub>4</sub>	C <sub>3</sub>	C <sub>2</sub>	C <sub>1</sub>	C <sub>0</sub>		D[5:0]: Set number of row as vertical scroll offset Range: 0d-63d ( no vertical scroll if equals to 0)	
0	D[5:0]	*	*	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>		E[1:0]: Set time interval between each scroll step 00b 6 frames 01b 10 frames 10b 100 frames 11b 200 frames	
0	E[1:0]	*	*	*	*	*	*	E <sub>1</sub>	E <sub>0</sub>		<b>Note:</b> ( <sup>1</sup> ) Vertical scroll is run with 64MUX setting only	
0	2E	0	0	1	0	1	1	1	0	Deactivate scrolling	Stop scrolling	
0	2F	0	0	1	0	1	1	1	1	Activate scrolling	Start scrolling	

## 8.1 Data Read / Write

To read data from the GDDRAM, input HIGH to R/W#(WR#)# pin and D/C# pin for 6800-series parallel mode, LOW to E (RD#) pin and HIGH to D/C# pin for 8080-series parallel mode. No data read is provided in serial mode operation.

In normal data read mode, GDDRAM column address pointer will be increased by one automatically after each data read.

Also, a dummy read is required before the first data read.

To write data to the GDDRAM, input LOW to R/W#(WR#) pin and HIGH to D/C# pin for 6800-series parallel mode AND 8080-series parallel mode. For serial interface mode, it is always in write mode. GDDRAM column address pointer will be increased by one automatically after each data write.

**Table 11 - Address increment table (Automatic)**

D/C#	R/W#(WR#)	Comment	Address Increment
0	0	Write Command	No
0	1	Read Status	No
1	0	Write Data	Yes
1	1	Read Data	Yes

## 9 COMMAND DESCRIPTIONS

### 9.1 Fundamental Command

#### 9.1.1 Set Column Address (15h)

This command specifies column start address and end address of the display data RAM. This command also sets the column address pointer to column start address. This pointer is used to define the current read/write column address in graphic display data RAM. If horizontal address increment mode is enabled by command A0h, after finishing read/write one column data, it is incremented automatically to the next column address. Whenever the column address pointer finishes accessing the end column address, it is reset back to start column address.

#### 9.1.2 Set Row Address (75h)

This command specifies row start address and end address of the display data RAM. This command also sets the row address pointer to row start address. This pointer is used to define the current read/write row address in graphic display data RAM. If vertical address increment mode is enabled by command A0h, after finishing read/write one row data, it is incremented automatically to the next row address. Whenever the row address pointer finishes accessing the end row address, it is reset back to start row address.

The figure below shows the way of column and row address pointer movement through the example: column start address is set to 2 and column end address is set to 93, row start address is set to 1 and row end address is set to 62. Horizontal address increment mode is enabled by command A0h. In this case, the graphic display data RAM column accessible range is from column 2 to column 93 and from row 1 to row 62 only. In addition, the column address pointer is set to 2 and row address pointer is set to 1. After finishing read/write one pixel of data, the column address is increased automatically by 1 to access the next RAM location for next read/write operation (*solid line in Figure 19*). Whenever the column address pointer finishes accessing the end column 93, it is reset back to column 2 and row address is automatically increased by 1 (*solid line in Figure 19*). While the end row 62 and end column 93 RAM location is accessed, the row address is reset back to 1 (*dotted line in Figure 19*).




Figure 19 - Example of Column and Row Address Pointer Movement

### 9.1.3 Set Contrast for Color A, B, C (81h, 82h, 83h)

This command is to set Contrast Setting of each color A, B and C. The chip has three contrast control circuits for color A, B and C. Each contrast circuit has 256 contrast steps from 00h to FFh. The segment output current  $I_{SEG}$  increases linearly with the contrast step, which results in brighter of the color. This relation is shown in Figure 20.

### 9.1.4 Master Current Control (87h)

This command is to control the segment output current by a scaling factor. This factor is common to color A, B and C. The chip has 16 master control steps. The factor is ranged from 1 [0000b] to 16 [1111b]. RESET is 16 [1111b]. The smaller the master current value, the dimmer the OLED panel display is set. For example, if original segment output current of a color is 160uA at scale factor = 16, setting scale factor to 8 to reduce the current to 80uA. Please see Figure 20.





Figure 20 - Segment Output Current for Different Contrast Control and Master Current Setting

### 9.1.5 Set Second Pre-charge Speed for Color A, B, C (8Ah)

The value set should match with the contrast of the color A, B, C. An initial trial should be the value same as the contrast A, B, C. When faster speed is needed, higher value can be set and vice versa. Figure 21 shows the effect of setting second pre-charge under different speeds through using command 8Ah, 8Bh and 8Ch.

Figure 21 - Effect of setting the second pre-charge under different speeds



### 9.1.6 Set Re-map & Data Format (A0h)

This command has multiple configurations and each bit setting is described as follows.

- Address increment mode (A[0])  
When it is set to 0, the driver is set as horizontal address increment mode. After the display RAM is read/written, the column address pointer is increased automatically by 1. If the column address pointer reaches column end address, the column address pointer is reset to column start address and row address pointer is increased by 1. The sequence of movement of the row and column address pointer for horizontal address increment mode is shown in Figure 22.

Figure 22 - Address Pointer Movement of Horizontal Address Increment Mode

	Col 0	Col 1	.....	Col 94	Col 95
Row 0	→				
Row 1	→				
:	→				
Row 62	→				
Row 63	→				


When A[0] is set to 1, the driver is set to vertical address increment mode. After the display RAM is read/written, the row address pointer is increased automatically by 1. If the row address pointer reaches the row end address, the row address pointer is reset to row start address and column address pointer is increased by 1. The sequence of movement of the row and column address pointer for vertical address increment mode is shown in Figure 23.

Figure 23 - Address Pointer Movement of Vertical Address Increment Mode

	Col 0	Col 1	.....	Col 94	Col 95
Row 0	↓	↘	↘	↘	↘
Row 1	↓	↘	↘	↘	↘
:	↓	↘	↘	↘	↘
Row 62	↓	↘	↘	↘	↘
Row 63	↓	↘	↘	↘	↘

- Column Address Mapping (A[1])  
This command bit is made for flexible layout of segment signals in OLED module with segment arranged from left to right or vice versa. The display direction is either mapping display data RAM column 0 to SEG0 pin (A[1] = 0), or mapping display data RAM column 95 to SEG0 pin (A[1] = 1). The effects of both are shown in Figure 24.

Figure 24 - Example of Column Address Mapping






- RGB Mapping (A[2])  
This command bit is made for flexible layout of segment signals in OLED module to match filter design.
- COM Left / Right Remap (A[3])  
This command bit is made for flexible layout of common signals in OLED module with COM0 arranged on either left or right side. Details of pin arrangement can be found in Table 12 and Figure 25.
- COM Scan Direction Remap (A[4])  
This bit determines the scanning direction of the common for flexible layout of common signals in OLED module either from up to down or vice versa. Details of pin arrangement can be found in Table 12 and Figure 25.
- Odd Even Split of COM pins (A[5])  
This bit can set the odd even arrangement of COM pins.  
A[5] = 0: Disable COM split odd even, pin assignment of common is in sequential as  
COM63 COM62 .... COM 33 COM32..SC95..SA0..COM0 COM1.... COM30 COM31  
A[5] = 1: Enable COM split odd even, pin assignment of common is in odd even split as  
COM63 COM61.... COM3 COM1..SC95..SA0..COM0 COM2.... COM60 COM62  
Details of pin arrangement can be found in Table 12 and Figure 25.
- Display color mode (A[7:6])  
Select either 65k or 256 color mode. The display RAM data format in different mode is described in section 7.5




**Table 12 - Illustration of different COM output settings**

		Case A	Case B	Case C	Case D	Case E	Case F	Case G	Case H
		A[5:3]=000	A[5:3]=001	A[5:3]=010	A[5:3]=011	A[5:3]=100	A[5:3]=101	A[5:3]=110	A[5:3]=111
IC Pad no.	Pin name	Output signal							
195	COM0	Row0	Row32	Row63	Row31	Row0	Row1	Row63	Row62
194	COM1	Row1	Row33	Row62	Row30	Row2	Row3	Row61	Row60
193	COM2	Row2	Row34	Row61	Row29	Row4	Row5	Row59	Row58
192	COM3	Row3	Row35	Row60	Row28	Row6	Row7	Row57	Row56
191	COM4	Row4	Row36	Row59	Row27	Row8	Row9	Row55	Row54
190	COM5	Row5	Row37	Row58	Row26	Row10	Row11	Row53	Row52
...	...	...	...	...	...	...	...	...	...
169	COM26	Row26	Row58	Row37	Row5	Row52	Row53	Row11	Row10
168	COM27	Row27	Row59	Row36	Row4	Row54	Row55	Row9	Row8
167	COM28	Row28	Row60	Row35	Row3	Row56	Row57	Row7	Row6
166	COM29	Row29	Row61	Row34	Row2	Row58	Row59	Row5	Row4
165	COM30	Row30	Row62	Row33	Row1	Row60	Row61	Row3	Row2
164	COM31	Row31	Row63	Row32	Row0	Row62	Row63	Row1	Row0
488	COM32	Row32	Row0	Row31	Row63	Row1	Row0	Row62	Row63
489	COM33	Row33	Row1	Row30	Row62	Row3	Row2	Row60	Row61
490	COM34	Row34	Row2	Row29	Row61	Row5	Row4	Row58	Row59
491	COM35	Row35	Row3	Row28	Row60	Row7	Row6	Row56	Row57
492	COM36	Row36	Row4	Row27	Row59	Row9	Row8	Row54	Row55
493	COM37	Row37	Row5	Row26	Row58	Row11	Row10	Row52	Row53
...	...	...	...	...	...	...	...	...	...
514	COM58	Row58	Row26	Row5	Row37	Row53	Row52	Row10	Row11
515	COM59	Row59	Row27	Row4	Row36	Row55	Row54	Row8	Row9
516	COM60	Row60	Row28	Row3	Row35	Row57	Row56	Row6	Row7
517	COM61	Row61	Row29	Row2	Row34	Row59	Row58	Row4	Row5
518	COM62	Row62	Row30	Row1	Row33	Row61	Row60	Row2	Row3
519	COM63	Row63	Row31	Row0	Row32	Row63	Row62	Row0	Row1

Figure 25 - COM Pins Hardware Configuration (MUX ratio: 64)

Case and Conditions	COM pins Configurations						
<p>A</p> <table border="1" data-bbox="172 230 823 360"> <tr> <td>A[5] =0</td> <td>A[4]=0</td> <td>A[3]=0</td> </tr> <tr> <td>Disable Odd Even Split of COM pins</td> <td>COM Scan Direction: from COM0 to COM63</td> <td>Disable COM Left / Right Remap</td> </tr> </table>	A[5] =0	A[4]=0	A[3]=0	Disable Odd Even Split of COM pins	COM Scan Direction: from COM0 to COM63	Disable COM Left / Right Remap	 <p>Pad 1,2,3,...-&gt;163 Gold Bumps face up</p>
A[5] =0	A[4]=0	A[3]=0					
Disable Odd Even Split of COM pins	COM Scan Direction: from COM0 to COM63	Disable COM Left / Right Remap					
<p>B</p> <table border="1" data-bbox="172 716 823 846"> <tr> <td>A[5] =0</td> <td>A[4]=0</td> <td>A[3]=1</td> </tr> <tr> <td>Disable Odd Even Split of COM pins</td> <td>COM Scan Direction: from COM0 to COM63</td> <td>Enable COM Left / Right Remap</td> </tr> </table>	A[5] =0	A[4]=0	A[3]=1	Disable Odd Even Split of COM pins	COM Scan Direction: from COM0 to COM63	Enable COM Left / Right Remap	 <p>Pad 1,2,3,...-&gt;163 Gold Bumps face up</p>
A[5] =0	A[4]=0	A[3]=1					
Disable Odd Even Split of COM pins	COM Scan Direction: from COM0 to COM63	Enable COM Left / Right Remap					
<p>C</p> <table border="1" data-bbox="172 1202 823 1332"> <tr> <td>A[5] =0</td> <td>A[4]=1</td> <td>A[3]=0</td> </tr> <tr> <td>Disable Odd Even Split of COM pins</td> <td>COM Scan Direction: from COM63 to COM0</td> <td>Disable COM Left / Right Remap</td> </tr> </table>	A[5] =0	A[4]=1	A[3]=0	Disable Odd Even Split of COM pins	COM Scan Direction: from COM63 to COM0	Disable COM Left / Right Remap	 <p>Pad 1,2,3,...-&gt;163 Gold Bumps face up</p>
A[5] =0	A[4]=1	A[3]=0					
Disable Odd Even Split of COM pins	COM Scan Direction: from COM63 to COM0	Disable COM Left / Right Remap					



Case and Conditions	COM pins Configurations						
<p>D</p> <table border="1" data-bbox="172 174 823 300"> <tr> <td>A[5] =0</td> <td>A[4]=1</td> <td>A[3]=1</td> </tr> <tr> <td>Disable Odd Even Split of COM pins</td> <td>COM Scan Direction: from COM63 to COM0</td> <td>Enable COM Left / Right Remap</td> </tr> </table>	A[5] =0	A[4]=1	A[3]=1	Disable Odd Even Split of COM pins	COM Scan Direction: from COM63 to COM0	Enable COM Left / Right Remap	
A[5] =0	A[4]=1	A[3]=1					
Disable Odd Even Split of COM pins	COM Scan Direction: from COM63 to COM0	Enable COM Left / Right Remap					
<p>E</p> <table border="1" data-bbox="172 674 823 799"> <tr> <td>A[5] =1</td> <td>A[4]=0</td> <td>A[3]=0</td> </tr> <tr> <td>Enable Odd Even Split of COM pins</td> <td>COM Scan Direction: from COM0 to COM63</td> <td>Disable COM Left / Right Remap</td> </tr> </table>	A[5] =1	A[4]=0	A[3]=0	Enable Odd Even Split of COM pins	COM Scan Direction: from COM0 to COM63	Disable COM Left / Right Remap	
A[5] =1	A[4]=0	A[3]=0					
Enable Odd Even Split of COM pins	COM Scan Direction: from COM0 to COM63	Disable COM Left / Right Remap					
<p>F</p> <table border="1" data-bbox="172 1198 823 1323"> <tr> <td>A[5] =1</td> <td>A[4]=0</td> <td>A[3]=1</td> </tr> <tr> <td>Enable Odd Even Split of COM pins</td> <td>COM Scan Direction: from COM0 to COM63</td> <td>Enable COM Left / Right Remap</td> </tr> </table>	A[5] =1	A[4]=0	A[3]=1	Enable Odd Even Split of COM pins	COM Scan Direction: from COM0 to COM63	Enable COM Left / Right Remap	
A[5] =1	A[4]=0	A[3]=1					
Enable Odd Even Split of COM pins	COM Scan Direction: from COM0 to COM63	Enable COM Left / Right Remap					

Case and Conditions			COM pins Configurations	
G				
A[5] =1	A[4]=1	A[3]=0		
Enable Odd Even Split of COM pins	COM Scan Direction: from COM63 to COM0	Disable COM Left / Right Remap		
H				
A[5] =1	A[4]=1	A[3]=1		
Enable Odd Even Split of COM pins	COM Scan Direction: from COM63 to COM0	Enable COM Left / Right Remap		

### 9.1.7 Set Display Start Line (A1h)

This command is to set Display Start Line register to determine starting address of display RAM to be displayed by selecting a value from 0 to 63. Table 13 and Table 14 show examples of this command. In there, “Row” means the graphic display data RAM row.







### 9.1.8 Set Display Offset (A2h)

This command specifies the mapping of display start line (it is assumed that COM0 is the display start line, display start line register equals to 0) to one of COM0-63. For example, to move the COM16 towards the COM0 direction for 16 lines, the 6-bit data in the second command should be given by 0010000b. Table 13 and Table 14 show examples of this command. In there, “Row” means the graphic display data RAM row.

**Table 13 - Example of Set Display Offset and Display Start Line with no Remap**

Hardware pin name	Output												Set MUX ratio(A8h)
	64		64		64		56		56		56		COM Scan Direction Remap (A0h A[4])
	0		0		0		0		0		0		Display offset (A2h)
	0		8		0		0		8		0		Display start line (A1h)
COM0	Row0	RAM0	Row8	RAM8	Row0	RAM8	Row0	RAM0	Row8	RAM8	Row0	RAM8	
COM1	Row1	RAM1	Row9	RAM9	Row1	RAM9	Row1	RAM1	Row9	RAM9	Row1	RAM9	
COM2	Row2	RAM2	Row10	RAM10	Row2	RAM10	Row2	RAM2	Row10	RAM10	Row2	RAM10	
COM3	Row3	RAM3	Row11	RAM11	Row3	RAM11	Row3	RAM3	Row11	RAM11	Row3	RAM11	
COM4	Row4	RAM4	Row12	RAM12	Row4	RAM12	Row4	RAM4	Row12	RAM12	Row4	RAM12	
COM5	Row5	RAM5	Row13	RAM13	Row5	RAM13	Row5	RAM5	Row13	RAM13	Row5	RAM13	
COM6	Row6	RAM6	Row14	RAM14	Row6	RAM14	Row6	RAM6	Row14	RAM14	Row6	RAM14	
COM7	Row7	RAM7	Row15	RAM15	Row7	RAM15	Row7	RAM7	Row15	RAM15	Row7	RAM15	
COM8	Row8	RAM8	Row16	RAM16	Row8	RAM16	Row8	RAM8	Row16	RAM16	Row8	RAM16	
COM9	Row9	RAM9	Row17	RAM17	Row9	RAM17	Row9	RAM9	Row17	RAM17	Row9	RAM17	
COM10	Row10	RAM10	Row18	RAM18	Row10	RAM18	Row10	RAM10	Row18	RAM18	Row10	RAM18	
COM11	Row11	RAM11	Row19	RAM19	Row11	RAM19	Row11	RAM11	Row19	RAM19	Row11	RAM19	
COM12	Row12	RAM12	Row20	RAM20	Row12	RAM20	Row12	RAM12	Row20	RAM20	Row12	RAM20	
COM13	Row13	RAM13	Row21	RAM21	Row13	RAM21	Row13	RAM13	Row21	RAM21	Row13	RAM21	
COM14	Row14	RAM14	Row22	RAM22	Row14	RAM22	Row14	RAM14	Row22	RAM22	Row14	RAM22	
COM15	Row15	RAM15	Row23	RAM23	Row15	RAM23	Row15	RAM15	Row23	RAM23	Row15	RAM23	
COM16	Row16	RAM16	Row24	RAM24	Row16	RAM24	Row16	RAM16	Row24	RAM24	Row16	RAM24	
COM17	Row17	RAM17	Row25	RAM25	Row17	RAM25	Row17	RAM17	Row25	RAM25	Row17	RAM25	
COM18	Row18	RAM18	Row26	RAM26	Row18	RAM26	Row18	RAM18	Row26	RAM26	Row18	RAM26	
COM19	Row19	RAM19	Row27	RAM27	Row19	RAM27	Row19	RAM19	Row27	RAM27	Row19	RAM27	
COM20	Row20	RAM20	Row28	RAM28	Row20	RAM28	Row20	RAM20	Row28	RAM28	Row20	RAM28	
COM21	Row21	RAM21	Row29	RAM29	Row21	RAM29	Row21	RAM21	Row29	RAM29	Row21	RAM29	
COM22	Row22	RAM22	Row30	RAM30	Row22	RAM30	Row22	RAM22	Row30	RAM30	Row22	RAM30	
COM23	Row23	RAM23	Row31	RAM31	Row23	RAM31	Row23	RAM23	Row31	RAM31	Row23	RAM31	
COM24	Row24	RAM24	Row32	RAM32	Row24	RAM32	Row24	RAM24	Row32	RAM32	Row24	RAM32	
COM25	Row25	RAM25	Row33	RAM33	Row25	RAM33	Row25	RAM25	Row33	RAM33	Row25	RAM33	
COM26	Row26	RAM26	Row34	RAM34	Row26	RAM34	Row26	RAM26	Row34	RAM34	Row26	RAM34	
COM27	Row27	RAM27	Row35	RAM35	Row27	RAM35	Row27	RAM27	Row35	RAM35	Row27	RAM35	
COM28	Row28	RAM28	Row36	RAM36	Row28	RAM36	Row28	RAM28	Row36	RAM36	Row28	RAM36	
COM29	Row29	RAM29	Row37	RAM37	Row29	RAM37	Row29	RAM29	Row37	RAM37	Row29	RAM37	
COM30	Row30	RAM30	Row38	RAM38	Row30	RAM38	Row30	RAM30	Row38	RAM38	Row30	RAM38	
COM31	Row31	RAM31	Row39	RAM39	Row31	RAM39	Row31	RAM31	Row39	RAM39	Row31	RAM39	
COM32	Row32	RAM32	Row40	RAM40	Row32	RAM40	Row32	RAM32	Row40	RAM40	Row32	RAM40	
COM33	Row33	RAM33	Row41	RAM41	Row33	RAM41	Row33	RAM33	Row41	RAM41	Row33	RAM41	
COM34	Row34	RAM34	Row42	RAM42	Row34	RAM42	Row34	RAM34	Row42	RAM42	Row34	RAM42	
COM35	Row35	RAM35	Row43	RAM43	Row35	RAM43	Row35	RAM35	Row43	RAM43	Row35	RAM43	
COM36	Row36	RAM36	Row44	RAM44	Row36	RAM44	Row36	RAM36	Row44	RAM44	Row36	RAM44	
COM37	Row37	RAM37	Row45	RAM45	Row37	RAM45	Row37	RAM37	Row45	RAM45	Row37	RAM45	
COM38	Row38	RAM38	Row46	RAM46	Row38	RAM46	Row38	RAM38	Row46	RAM46	Row38	RAM46	
COM39	Row39	RAM39	Row47	RAM47	Row39	RAM47	Row39	RAM39	Row47	RAM47	Row39	RAM47	
COM40	Row40	RAM40	Row48	RAM48	Row40	RAM48	Row40	RAM40	Row48	RAM48	Row40	RAM48	
COM41	Row41	RAM41	Row49	RAM49	Row41	RAM49	Row41	RAM41	Row49	RAM49	Row41	RAM49	
COM42	Row42	RAM42	Row50	RAM50	Row42	RAM50	Row42	RAM42	Row50	RAM50	Row42	RAM50	
COM43	Row43	RAM43	Row51	RAM51	Row43	RAM51	Row43	RAM43	Row51	RAM51	Row43	RAM51	
COM44	Row44	RAM44	Row52	RAM52	Row44	RAM52	Row44	RAM44	Row52	RAM52	Row44	RAM52	
COM45	Row45	RAM45	Row53	RAM53	Row45	RAM53	Row45	RAM45	Row53	RAM53	Row45	RAM53	
COM46	Row46	RAM46	Row54	RAM54	Row46	RAM54	Row46	RAM46	Row54	RAM54	Row46	RAM54	
COM47	Row47	RAM47	Row55	RAM55	Row47	RAM55	Row47	RAM47	Row55	RAM55	Row47	RAM55	
COM48	Row48	RAM48	Row56	RAM56	Row48	RAM56	Row48	RAM48	-	-	Row48	RAM56	
COM49	Row49	RAM49	Row57	RAM57	Row49	RAM57	Row49	RAM49	-	-	Row49	RAM57	
COM50	Row50	RAM50	Row58	RAM58	Row50	RAM58	Row50	RAM50	-	-	Row50	RAM58	
COM51	Row51	RAM51	Row59	RAM59	Row51	RAM59	Row51	RAM51	-	-	Row51	RAM59	
COM52	Row52	RAM52	Row60	RAM60	Row52	RAM60	Row52	RAM52	-	-	Row52	RAM60	
COM53	Row53	RAM53	Row61	RAM61	Row53	RAM61	Row53	RAM53	-	-	Row53	RAM61	
COM54	Row54	RAM54	Row62	RAM62	Row54	RAM62	Row54	RAM54	-	-	Row54	RAM62	
COM55	Row55	RAM55	Row63	RAM63	Row55	RAM63	Row55	RAM55	-	-	Row55	RAM63	
COM56	Row56	RAM56	Row0	RAM0	Row56	RAM0	-	-	Row0	RAM0	-	-	
COM57	Row57	RAM57	Row1	RAM1	Row57	RAM1	-	-	Row1	RAM1	-	-	
COM58	Row58	RAM58	Row2	RAM2	Row58	RAM2	-	-	Row2	RAM2	-	-	
COM59	Row59	RAM59	Row3	RAM3	Row59	RAM3	-	-	Row3	RAM3	-	-	
COM60	Row60	RAM60	Row4	RAM4	Row60	RAM4	-	-	Row4	RAM4	-	-	
COM61	Row61	RAM61	Row5	RAM5	Row61	RAM5	-	-	Row5	RAM5	-	-	
COM62	Row62	RAM62	Row6	RAM6	Row62	RAM6	-	-	Row6	RAM6	-	-	
COM63	Row63	RAM63	Row7	RAM7	Row63	RAM7	-	-	Row7	RAM7	-	-	

Display examples refer to figures:

(a)	(b)	(c)	(d)	(e)	(f)
					
(a)	(b)	(c)	(d)	(e)	(f)
			(RAM)		

**Table 14 - Example of Set Display Offset and Display Start Line with Remap**

Hardw are pin name	Output												Set MUX ratio(A8h)	
	64		64		64		48		48		48			COM Scan Direction Remap (A0h A[4])
	1	1	1	1	1	1	1	1	1	1	1	Display offset (A2h)		
	0	8	0	0	0	8	0	8	8	16	Display start line (A1h)			
COM0	Row 63	RAM63	Row 7	RAM7	Row 63	RAM7	Row 47	RAM47	-	-	Row 47	RAM7	-	-
COM1	Row 62	RAM62	Row 6	RAM6	Row 62	RAM6	Row 46	RAM46	-	-	Row 46	RAM6	-	-
COM2	Row 61	RAM61	Row 5	RAM5	Row 61	RAM5	Row 45	RAM45	-	-	Row 45	RAM5	-	-
COM3	Row 60	RAM60	Row 4	RAM4	Row 60	RAM4	Row 44	RAM44	-	-	Row 44	RAM4	-	-
COM4	Row 59	RAM59	Row 3	RAM3	Row 59	RAM3	Row 43	RAM43	-	-	Row 43	RAM3	-	-
COM5	Row 58	RAM58	Row 2	RAM2	Row 58	RAM2	Row 42	RAM42	-	-	Row 42	RAM2	-	-
COM6	Row 57	RAM57	Row 1	RAM1	Row 57	RAM1	Row 41	RAM41	-	-	Row 41	RAM1	-	-
COM7	Row 56	RAM56	Row 0	RAM0	Row 56	RAM0	Row 40	RAM40	-	-	Row 40	RAM0	-	-
COM8	Row 55	RAM55	Row 63	RAM63	Row 55	RAM63	Row 39	RAM39	Row 47	RAM47	Row 39	RAM47	Row 47	RAM63
COM9	Row 54	RAM54	Row 62	RAM62	Row 54	RAM62	Row 38	RAM38	Row 46	RAM46	Row 38	RAM46	Row 46	RAM62
COM10	Row 53	RAM53	Row 61	RAM61	Row 53	RAM61	Row 37	RAM37	Row 45	RAM45	Row 37	RAM45	Row 45	RAM61
COM11	Row 52	RAM52	Row 60	RAM60	Row 52	RAM60	Row 36	RAM36	Row 44	RAM44	Row 36	RAM44	Row 44	RAM60
COM12	Row 51	RAM51	Row 59	RAM59	Row 51	RAM59	Row 35	RAM35	Row 43	RAM43	Row 35	RAM43	Row 43	RAM59
COM13	Row 50	RAM50	Row 58	RAM58	Row 50	RAM58	Row 34	RAM34	Row 42	RAM42	Row 34	RAM42	Row 42	RAM58
COM14	Row 49	RAM49	Row 57	RAM57	Row 49	RAM57	Row 33	RAM33	Row 41	RAM41	Row 33	RAM41	Row 41	RAM57
COM15	Row 48	RAM48	Row 56	RAM56	Row 48	RAM56	Row 32	RAM32	Row 40	RAM40	Row 32	RAM40	Row 40	RAM56
COM16	Row 47	RAM47	Row 55	RAM55	Row 47	RAM55	Row 31	RAM31	Row 39	RAM39	Row 31	RAM39	Row 39	RAM55
COM17	Row 46	RAM46	Row 54	RAM54	Row 46	RAM54	Row 30	RAM30	Row 38	RAM38	Row 30	RAM38	Row 38	RAM54
COM18	Row 45	RAM45	Row 53	RAM53	Row 45	RAM53	Row 29	RAM29	Row 37	RAM37	Row 29	RAM37	Row 37	RAM53
COM19	Row 44	RAM44	Row 52	RAM52	Row 44	RAM52	Row 28	RAM28	Row 36	RAM36	Row 28	RAM36	Row 36	RAM52
COM20	Row 43	RAM43	Row 51	RAM51	Row 43	RAM51	Row 27	RAM27	Row 35	RAM35	Row 27	RAM35	Row 35	RAM51
COM21	Row 42	RAM42	Row 50	RAM50	Row 42	RAM50	Row 26	RAM26	Row 34	RAM34	Row 26	RAM34	Row 34	RAM50
COM22	Row 41	RAM41	Row 49	RAM49	Row 41	RAM49	Row 25	RAM25	Row 33	RAM33	Row 25	RAM33	Row 33	RAM49
COM23	Row 40	RAM40	Row 48	RAM48	Row 40	RAM48	Row 24	RAM24	Row 32	RAM32	Row 24	RAM32	Row 32	RAM48
COM24	Row 39	RAM39	Row 47	RAM47	Row 39	RAM47	Row 23	RAM23	Row 31	RAM31	Row 23	RAM31	Row 31	RAM47
COM25	Row 38	RAM38	Row 46	RAM46	Row 38	RAM46	Row 22	RAM22	Row 30	RAM30	Row 22	RAM30	Row 30	RAM46
COM26	Row 37	RAM37	Row 45	RAM45	Row 37	RAM45	Row 21	RAM21	Row 29	RAM29	Row 21	RAM29	Row 29	RAM45
COM27	Row 36	RAM36	Row 44	RAM44	Row 36	RAM44	Row 20	RAM20	Row 28	RAM28	Row 20	RAM28	Row 28	RAM44
COM28	Row 35	RAM35	Row 43	RAM43	Row 35	RAM43	Row 19	RAM19	Row 27	RAM27	Row 19	RAM27	Row 27	RAM43
COM29	Row 34	RAM34	Row 42	RAM42	Row 34	RAM42	Row 18	RAM18	Row 26	RAM26	Row 18	RAM26	Row 26	RAM42
COM30	Row 33	RAM33	Row 41	RAM41	Row 33	RAM41	Row 17	RAM17	Row 25	RAM25	Row 17	RAM25	Row 25	RAM41
COM31	Row 32	RAM32	Row 40	RAM40	Row 32	RAM40	Row 16	RAM16	Row 24	RAM24	Row 16	RAM24	Row 24	RAM40
COM32	Row 31	RAM31	Row 39	RAM39	Row 31	RAM39	Row 15	RAM15	Row 23	RAM23	Row 15	RAM23	Row 23	RAM39
COM33	Row 30	RAM30	Row 38	RAM38	Row 30	RAM38	Row 14	RAM14	Row 22	RAM22	Row 14	RAM22	Row 22	RAM38
COM34	Row 29	RAM29	Row 37	RAM37	Row 29	RAM37	Row 13	RAM13	Row 21	RAM21	Row 13	RAM21	Row 21	RAM37
COM35	Row 28	RAM28	Row 36	RAM36	Row 28	RAM36	Row 12	RAM12	Row 20	RAM20	Row 12	RAM20	Row 20	RAM36
COM36	Row 27	RAM27	Row 35	RAM35	Row 27	RAM35	Row 11	RAM11	Row 19	RAM19	Row 11	RAM19	Row 19	RAM35
COM37	Row 26	RAM26	Row 34	RAM34	Row 26	RAM34	Row 10	RAM10	Row 18	RAM18	Row 10	RAM18	Row 18	RAM34
COM38	Row 25	RAM25	Row 33	RAM33	Row 25	RAM33	Row 9	RAM9	Row 17	RAM17	Row 9	RAM17	Row 17	RAM33
COM39	Row 24	RAM24	Row 32	RAM32	Row 24	RAM32	Row 8	RAM8	Row 16	RAM16	Row 8	RAM16	Row 16	RAM32
COM40	Row 23	RAM23	Row 31	RAM31	Row 23	RAM31	Row 7	RAM7	Row 15	RAM15	Row 7	RAM15	Row 15	RAM31
COM41	Row 22	RAM22	Row 30	RAM30	Row 22	RAM30	Row 6	RAM6	Row 14	RAM14	Row 6	RAM14	Row 14	RAM30
COM42	Row 21	RAM21	Row 29	RAM29	Row 21	RAM29	Row 5	RAM5	Row 13	RAM13	Row 5	RAM13	Row 13	RAM29
COM43	Row 20	RAM20	Row 28	RAM28	Row 20	RAM28	Row 4	RAM4	Row 12	RAM12	Row 4	RAM12	Row 12	RAM28
COM44	Row 19	RAM19	Row 27	RAM27	Row 19	RAM27	Row 3	RAM3	Row 11	RAM11	Row 3	RAM11	Row 11	RAM27
COM45	Row 18	RAM18	Row 26	RAM26	Row 18	RAM26	Row 2	RAM2	Row 10	RAM10	Row 2	RAM10	Row 10	RAM26
COM46	Row 17	RAM17	Row 25	RAM25	Row 17	RAM25	Row 1	RAM1	Row 9	RAM9	Row 1	RAM9	Row 9	RAM25
COM47	Row 16	RAM16	Row 24	RAM24	Row 16	RAM24	Row 0	RAM0	Row 8	RAM8	Row 0	RAM8	Row 8	RAM24
COM48	Row 15	RAM15	Row 23	RAM23	Row 15	RAM23	-	-	Row 7	RAM7	-	-	Row 7	RAM23
COM49	Row 14	RAM14	Row 22	RAM22	Row 14	RAM22	-	-	Row 6	RAM6	-	-	Row 6	RAM22
COM50	Row 13	RAM13	Row 21	RAM21	Row 13	RAM21	-	-	Row 5	RAM5	-	-	Row 5	RAM21
COM51	Row 12	RAM12	Row 20	RAM20	Row 12	RAM20	-	-	Row 4	RAM4	-	-	Row 4	RAM20
COM52	Row 11	RAM11	Row 19	RAM19	Row 11	RAM19	-	-	Row 3	RAM3	-	-	Row 3	RAM19
COM53	Row 10	RAM10	Row 18	RAM18	Row 10	RAM18	-	-	Row 2	RAM2	-	-	Row 2	RAM18
COM54	Row 9	RAM9	Row 17	RAM17	Row 9	RAM17	-	-	Row 1	RAM1	-	-	Row 1	RAM17
COM55	Row 8	RAM8	Row 16	RAM16	Row 8	RAM16	-	-	Row 0	RAM0	-	-	Row 0	RAM16
COM56	Row 7	RAM7	Row 15	RAM15	Row 7	RAM15	-	-	-	-	-	-	-	-
COM57	Row 6	RAM6	Row 14	RAM14	Row 6	RAM14	-	-	-	-	-	-	-	-
COM58	Row 5	RAM5	Row 13	RAM13	Row 5	RAM13	-	-	-	-	-	-	-	-
COM59	Row 4	RAM4	Row 12	RAM12	Row 4	RAM12	-	-	-	-	-	-	-	-
COM60	Row 3	RAM3	Row 11	RAM11	Row 3	RAM11	-	-	-	-	-	-	-	-
COM61	Row 2	RAM2	Row 10	RAM10	Row 2	RAM10	-	-	-	-	-	-	-	-
COM62	Row 1	RAM1	Row 9	RAM9	Row 1	RAM9	-	-	-	-	-	-	-	-
COM63	Row 0	RAM0	Row 8	RAM8	Row 0	RAM8	-	-	-	-	-	-	-	-

Display examples refer to figures: (a) (b) (c) (d) (e) (f) (g)



(a)



(b)



(c)



(d)



(e)



(f)



(g)



(RAM)

### 9.1.9 Set Display Mode (A4h ~ A7h)

These are single byte command and they are used to set Normal Display, Entire Display On, Entire Display Off and Inverse Display.

- Normal Display (A4h)  
Reset the above effect and turn the data to ON at the corresponding gray level.
- Set Entire Display On (A5h)  
Forces the entire display to be at "GS63" regardless of the contents of the display data RAM.
- Set Entire Display Off (A6h)  
Forces the entire display to be at gray level "GS0" regardless of the contents of the display data RAM.
- Inverse Display (A7h)  
The gray level of display data are swapped such that "GS0" <-> "GS63", "GS1" <-> "GS62", ....

### 9.1.10 Set Multiplex Ratio (A8h)

This command switches default 1:64 multiplex mode to any multiplex mode from 16 to 64. For example, when multiplex ratio is set to 16, only 16 common pins are enabled. The starting and the ending of the enabled common pins are depended on the setting of "Display Offset" register programmed by command A2h.

### 9.1.11 Set Master Configuration (ADh)

This command selects the external  $V_{CC}$  power supply. External  $V_{CC}$  power should be connected to the  $V_{CC}$  pin. A[0] bit must be set to 0b after RESET.

This command will be activated after issuing Set Display ON command (AFh)

### 9.1.12 Set Display On/Off (AEh / AFh)

These single byte commands are used to turn the OLED panel display on or off.

When the display is on, the selected circuits by Set Master Configuration command will be turned on.

When the display is off, those circuits will be turned off and the segment and common output are in high impedance state.

These commands set the display to one of the two states:

- AEh: Display Off
- AFh: Display On

### 9.1.13 Power Save Mode (B0h)

This command is used in enabling the power saving mode.

### 9.1.14 Phase 1 and 2 Period Adjustment (B1h)

This command sets the length of phase 1 and 2 of segment waveform of the driver.


- Phase 1 (A[3:0]): Set the period from 1 to 15 in the unit of DCLKs. A larger capacitance of the OLED pixel may require longer period to discharge the previous data charge completely.
- Phase 2 (A[7:4]): Set the period from 1 to 15 in the unit of DCLKs. A longer period is needed to charge up a larger capacitance of the OLED pixel to the target voltage  $V_P$  for color A, B and C.

### 9.1.15 Set Display Clock Divide Ratio/ Oscillator Frequency (B3h)

This command consists of two functions:

- Display Clock Divide Ratio (A[3:0])  
Set the divide ratio to generate DCLK (Display Clock) from CLK. The divide ratio is from 1 to 16, with power on reset value = 1. Please refer to section 7.3.1 for the details relationship of DCLK and CLK.
- Oscillator Frequency (A[7:4])  
Program the oscillator frequency Fosc that is the source of CLK if CLS pin is pulled high. The 4-bit value results in 16 different frequency setting available as shown below. The default setting is 1101b

Figure 26 - Typical Oscillator frequency adjustment by B3 command



### 9.1.16 Set Gray Scale Table (B8h)

This command is used to set the gray scale table for the display. Except gray scale entry 0, which is zero as it has no pre-charge and current drive, each odd entry gray scale level is programmed in the length of current drive stage pulse width with unit of DCLK. The longer the length of the pulse width, the brighter is the OLED pixel when it's turned on. Please refer to section 7.6 for more detailed explanation of relation of display data RAM, gray scale table and the pixel brightness.

Following the command B8h, the user has to set the pulse width for GS1, GS3, GS5, ..., GS59, GS61, and GS63 one by one in sequence and complies the following conditions.

$$GS1 > 0; GS3 > GS1 + 1; GS5 > GS3 + 1; \dots$$


Afterwards, the driver automatically derives the pulse width of even entry of gray scale table GS2, GS4, ..., GS62 with the formula like below.

$$GS_n = (GS_{n-1} + GS_{n+1}) / 2$$

For example, if GS1 = 3 DCLKs and GS3 = 7 DCLKs, GS2 = (3+7)/2 = 5 DCLKs

The setting of gray scale table entry can perform gamma correction on OLED panel display. Normally, it is desired that the brightness response of the panel is linearly proportional to the image data value in display data RAM. However, the OLED panel is somehow responded in non-linear way. Appropriate gray scale table setting like example below can compensate this effect.

Figure 27 - Example of gamma correction by gray scale table setting




**9.1.17 Enable Linear Gray Scale Table (B9h)**

This command reloads the preset linear gray scale table as GS1 = 1, GS2 = 3, GS3 = 5, ..., GS62 = 123, GS63 = 125 DCLKs.

**9.1.18 Set Pre-charge voltage (BBh)**

This command sets the pre-charge voltage level of segment pins. The level of  $V_P$  is programmed with reference to  $V_{CC}$ . Figure 28 shows the details of setting Pre-charge voltage level by command BBh A[5:1].

Figure 28 – Typical Pre-charge voltage level setting by command BBh.



**Note**

<sup>(1)</sup>  $V_P$  ratio = 0.1 refers to  $V_P$  voltage = 0.1 x  $V_{CC}$ .

**9.1.19 Set  $V_{COMH}$  Voltage (BEh)**

This command sets the high voltage level of common pins. The level of  $V_{COMH}$  is programmed with reference to  $V_{CC}$ .

**9.1.20 NOP (BCh, BDh, E3h)**

These are command for no operation.

**9.1.21 Set Command Lock (FDh)**

This command is used to lock the OLED driver IC from accepting any command except itself. After entering FDh 16h (A[2]=1b), the OLED driver IC will not respond to any newly entered command (except FDh 12h A[2]=0b) and there will be no memory access. This is call “Lock” state. That means the OLED driver IC ignore all the commands (except FDh 12h A[2]=0b) during the “Lock” state.

Entering FDh 12h (A[2]=0b) can unlock the OLED driver IC. That means the driver IC resume from the “Lock” state. And the driver IC will then respond to the command and memory access.

## 9.2 GRAPHIC ACCELERATION COMMAND SET DESCRIPTION

### 9.2.1 Draw Line (21h)

This command draws a line by the given start, end column and row coordinates and the color of the line.




Figure 29 - Example of Draw Line Command


For example, the line above can be drawn by the following command sequence.

1. Enter into draw line mode by command 21h
2. Send column start address of line, column1, for example = 1h
3. Send row start address of line, row 1, for example = 10h
4. Send column end address of line, column 2, for example = 28h
5. Send row end address of line, row 2, for example = 4h
6. Send color C, B and A of line, for example = 35d, 0d, 0d for blue color

### 9.2.2 Draw Rectangle (22h)

Given the starting point (Row 1, Column 1) and the ending point (Row 2, Column 2), specify the outline and fill area colors, a rectangle that will be drawn with the color specified. Remarks: If fill color option is disabled, the enclosed area will not be filled.

Figure 30 - Example of Draw Rectangle Command



The following example illustrates the rectangle drawing command sequence.

1. Enter the "draw rectangle mode" by execute the command 22h
2. Set the starting column coordinates, Column 1. e.g., 03h.
3. Set the starting row coordinates, Row 1. e.g., 02h.
4. Set the finishing column coordinates, Column 2. e.g., 12h
5. Set the finishing row coordinates, Row 2. e.g., 15h
6. Set the outline color C, B and A. e.g., (28d, 0d, 0d) for blue color
7. Set the filled color C, B and A. e.g., (0d, 0d, 40d) for red color




### 9.2.3 Copy (23h)

Copy the rectangular region defined by the starting point (Row 1, Column 1) and the ending point (Row 2, Column 2) to location (Row 3, Column 3). If the new coordinates are smaller than the ending points, the new image will overlap the original one.

The following example illustrates the copy procedure.

1. Enter the "copy mode" by execute the command 23h
2. Set the starting column coordinates, Column 1. E.g., 00h.
3. Set the starting row coordinates, Row 1. E.g., 00h.
4. Set the finishing column coordinates, Column 2. E.g., 05h
5. Set the finishing row coordinates, Row 2. E.g., 05h
6. Set the new column coordinates, Column 3. E.g., 03h
7. Set the new row coordinates, Row 3. E.g., 03h

Figure 31 - Example of Copy Command



### 9.2.4 Dim Window (24h)

This command will dim the window area specify by starting point (Row 1, Column 1) and the ending point (Row 2, Column 2). After the execution of this command, the selected window area will become darker as follow.

Table 15 - Result of Change of Brightness by Dim Window Command

Original gray scale	New gray scale after dim window command
GS0 ~ GS15	No change
GS16 ~ GS19	GS4
GS20 ~ GS23	GS5
:	:
GS60 ~ GS63	GS15

Additional execution of this command over the same window area will not change the data content.

### 9.2.5 Clear Window (25h)

This command sets the window area specify by starting point (Row 1, Column 1) and the ending point (Row 2, Column 2) to clear the window display. The graphic display data RAM content of the specified window area will be set to zero.

This command can be combined with Copy command to make as a “move” result. The following example illustrates the copy plus clear procedure and results in moving the window object.

1. Enter the “copy mode” by execute the command 23h
2. Set the starting column coordinates, Column 1. E.g., 00h.
3. Set the starting row coordinates, Row 1. E.g., 00h.
4. Set the finishing column coordinates, Column 2. E.g., 05h
5. Set the finishing row coordinates, Row 2. E.g., 05h
6. Set the new column coordinates, Column 3. E.g., 06h
7. Set the new row coordinates, Row 3. E.g., 06h
8. Enter the “clear mode” by execute the command 24h
9. Set the starting column coordinates, Column 1. E.g., 00h.
10. Set the starting row coordinates, Row 1. E.g., 00h.
11. Set the finishing column coordinates, Column 2. E.g., 05h
12. Set the finishing row coordinates, Row 2. E.g., 05h




Figure 32 - Example of Copy + Clear = Move Command

### 9.2.6 Fill Enable/Disable (26h)


This command has two functions.

- Enable/Disable fill (A[0])
  - 0 = Disable filling of color into rectangle in draw rectangle command. (RESET)
  - 1 = Enable filling of color into rectangle in draw rectangle command.
- Enable/Disable reverse copy (A[4])
  - 0 = Disable reverse copy (RESET)
  - 1 = During copy command, the new image colors are swapped such that “GS0” <-> “GS63”, “GS1” <-> “GS62”, ....

### 9.2.7 Continuous Horizontal & Vertical Scrolling Setup (27h)

This command setup the parameters required for horizontal and vertical scrolling.

Figure 33 - Examples of Continuous Horizontal and Vertical Scrolling command setup



### 9.2.8 Deactivate scrolling (2Eh)

This command deactivates the scrolling action.

### 9.2.9 Activate scrolling (2Fh)

This command activates the scrolling function according to the setting done by Continuous Horizontal & Vertical Scrolling Setup command 27h.

## 10 MAXIMUM RATINGS

**Table 16 - Maximum Ratings**

(Voltage Reference to  $V_{SS}$ )

Symbol	Parameter	Value	Unit
$V_{DD}$	Supply Voltage	-0.3 to +4	V
$V_{DDIO}$		-0.3 to $V_{DD}+0.5$	V
$V_{CC}$		0 to 17.0	V
$V_{SEG} / V_{COM}$	SEG/COM output voltage	0 to 17.0	V
$I_{SEG}$	SEG output current	0 to 220	$\mu A$
$V_{in}$	Input voltage	$V_{SS} -0.3$ to $V_{DD} +0.3$	V
$T_A$	Operating Temperature	-40 to +85	$^{\circ}C$
$T_{stg}$	Storage Temperature Range	-65 to +150	$^{\circ}C$

\*Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the limits in the Electrical Characteristics tables or Pin Description.

## 11 DC CHARACTERISTICS

Table 17 - DC Characteristics

Conditions (unless specified):

Voltage referenced to  $V_{SS}$

$V_{DD} = 2.7$ ,  $V_{DDIO} = 1.8V$ ,  $V_{CC} = 11.0V$ ,  $I_{REF} = 10\mu A$ , at  $T_A = 25^\circ C$ .

Symbol	Parameter	Test Condition	Min	Typ	Max	Unit
$V_{CC}$	Operating Voltage	-	8	11	16	V
$V_{DD}$	Logic Supply Voltage	-	2.4	2.7	3.5	V
$V_{DDIO}$	Power Supply for I/O pins	-	1.6	1.8	$V_{DD}$	V
$V_{OH}$	High Logic Output Level	$I_{OUT} = 100\mu A$ , 3.3MHz	$0.9 \times V_{DDIO}$	-	$V_{DDIO}$	V
$V_{OL}$	Low Logic Output Level	$I_{OUT} = 100\mu A$ , 3.3MHz	0	-	$0.1 \times V_{DDIO}$	V
$V_{IH}$	High Logic Input Level	-	$0.8 \times V_{DDIO}$	-	$V_{DDIO}$	V
$V_{IL}$	Low Logic Input Level	-	0	-	$0.2 \times V_{DDIO}$	V
$I_{DD\_SLEEP}$	Sleep mode $V_{DD}$ Current	Display OFF, No panel attached	-	0	10	$\mu A$
$I_{DDIO\_SLEEP}$	Sleep mode $V_{DDIO}$ Current	Display OFF, No panel attached	-	0	10	$\mu A$
$I_{CC\_SLEEP}$	Sleep mode $V_{CC}$ Current	Display OFF, No panel attached	-	0	10	$\mu A$
$I_{CC}$	$V_{CC}$ Supply Current	Display ON, Contrast = FFh, No panel attached	-	700	1200	$\mu A$
$I_{DD}$	$V_{DD}$ Supply Current	Display ON, Contrast = FFh, No panel attached	-	170	500	$\mu A$
$I_{SEG}$	Segment Output Current: $V_{CC} = 8V$ , Display ON, All 1's pattern. (Segment pin under test is connected with a 20K $\Omega$ resistive load to $V_{SS}$ )	Contrast = FFh	142	155	168	$\mu A$
		Contrast = 7Fh	-	78	-	$\mu A$
		Contrast = 3Fh	-	39	-	$\mu A$
Dev	Segment Output Current Uniformity: $Dev = (I_{SEG} - I_{MID}) / I_{MID}$ $I_{MID} = (I_{MAX} + I_{MIN}) / 2$ $I_{SEG} [0:287] =$ Segment current at contrast settings $V_{CC} = 12V$	Contrast = FFh	-3	-	+3	%
Adj. Dev	Adjacent pin output current uniformity: $Adj\ Dev = (I[n] - I[n+1]) / (I[n] + I[n+1])$	Contrast = FFh	-2	-	+2	%
$R_{COM\_ON}$	COM pin output resistance	COM[0:63], $I = 20mA$	-	25	30	$\Omega$

## 12 AC CHARACTERISTICS

Table 18 - AC Characteristics

Conditions (Unless otherwise specified):

Voltage referenced to  $V_{SS}$   
 $V_{DD} = V_{DDIO} = 2.4V$  to  $3.5V$   
 $V_{CC} = 9.0V$  to  $16.0V$   
 $T_A = 25^\circ C$

Symbol	Parameter	Test Condition	Min	Typ	Max	Unit
$F_{OSC}$	Oscillation Frequency of Display Timing Generator	$V_{DD} = 2.7V$	774	860	946	KHz
$F_{FRM}$	Frame Frequency	Display ON, Internal Oscillator Enabled	-	$F_{OSC} \times 1 / (D \times K \times N)$	-	Hz
RES#	Reset low pulse width	-	3	-	-	us
	Reset completion time	-	-	-	2	us


### Note

- (1)  $F_{osc}$  stands for the frequency value of the internal oscillator
- (2) D stands for divide ratio
- (3) K stands for total number of display clocks per row. (RESET=136, i.e. phase1 DCLK+phase2 DCLK + phase3 DCLK =4+7+125)
- (4) N stands for number of MUX selected by command A8h

**Table 19 - 6800-Series MPU Parallel Interface Timing Characteristics**

( $V_{DD} - V_{SS} = 2.4V$  to  $3.5V$ ,  $V_{DDIO} = 2.4V$  to  $V_{DD}$ ,  $T_A = -40$  to  $+85^{\circ}C$ )

Symbol	Parameter	Min	Typ	Max	Unit
$t_{cycle}$	Clock Cycle Time (write cycle)	130	-	-	ns
$PW_{CSL}$	Control Pulse Low Width (write cycle)	60	-	-	ns
$PW_{CSH}$	Control Pulse High Width (write cycle)	60	-	-	ns
$t_{cycle}$	Clock Cycle Time (read cycle)	200	-	-	ns
$PW_{CSL}$	Control Pulse Low Width (read cycle)	100	-	-	ns
$PW_{CSH}$	Control Pulse High Width (read cycle)	100	-	-	ns
$t_{AS}$	Address Setup Time	0	-	-	ns
$t_{AH}$	Address Hold Time	10	-	-	ns
$t_{DSW}$	Data Setup Time	40	-	-	ns
$t_{DHW}$	Data Hold Time	10	-	-	ns
$t_{ACC}$	Data Access Time	-	-	140	ns
$t_{OH}$	Output Hold time	-	-	70	ns
$t_R$	Rise Time	-	-	15	ns
$t_F$	Fall Time	-	-	15	ns




**Figure 34 - 6800-series parallel interface characteristics**

**Table 20 - 8080-Series MPU Parallel Interface Timing Characteristics**

( $V_{DD} - V_{SS} = 2.4V$  to  $3.5V$ ,  $V_{DDIO} = 2.4V$  to  $V_{DD}$ ,  $T_A = -40$  to  $85^{\circ}C$ )

Symbol	Parameter	Min	Typ	Max	Unit
$t_{cycle}$	Clock Cycle Time	130	-	-	ns
$t_{AS}$	Address Setup Time	0	-	-	ns
$t_{AH}$	Address Hold Time	10	-	-	ns
$t_{DSW}$	Write Data Setup Time	40	-	-	ns
$t_{DHW}$	Write Data Hold Time	10	-	-	ns
$t_{DHR}$	Read Data Hold Time	20	-	-	ns
$t_{OH}$	Output Disable Time	-	-	70	ns
$t_{ACC}$	Access Time	-	-	140	ns
$PW_{CSL}$	Chip Select Low Pulse Width (read)	100	-	-	ns
	Chip Select Low Pulse Width (write)	60	-	-	ns
$PW_{CSH}$	Chip Select High Pulse Width (read)	60	-	-	ns
	Chip Select High Pulse Width (write)	60	-	-	ns
$t_R$	Rise Time	-	-	15	ns
$t_F$	Fall Time	-	-	15	ns




**Figure 35 - 8080-series parallel interface characteristics**



**Table 21 - Serial Interface Timing Characteristics**

( $V_{DD} - V_{SS} = 2.4V$  to  $3.5V$ ,  $V_{DDIO} = 2.4V$  to  $V_{DD}$ ,  $T_A = -40$  to  $85^\circ C$ )

Symbol	Parameter	Min	Typ	Max	Unit
$t_{cycle}$	Clock Cycle Time	150	-	-	ns
$t_{AS}$	Address Setup Time	40	-	-	ns
$t_{AH}$	Address Hold Time	40	-	-	ns
$t_{CSS}$	Chip Select Setup Time	75	-	-	ns
$t_{CSH}$	Chip Select Hold Time	60	-	-	ns
$t_{DSW}$	Write Data Setup Time	40	-	-	ns
$t_{DHW}$	Write Data Hold Time	40	-	-	ns
$t_{CLKL}$	Clock Low Time	75	-	-	ns
$t_{CLKH}$	Clock High Time	75	-	-	ns
$t_R$	Rise Time	-	-	15	ns
$t_F$	Fall Time	-	-	15	ns



**Figure 36 - Serial interface characteristics**

### 13 APPLICATION EXAMPLE






Figure 37 - Application Example for SSD1331U1R1

# 14 PACKAGE OPTIONS

## 14.1 SSD1331Z Die Tray Information


Figure 38 - Die Tray Information



	Spec	
	mm	(mil)
<b>W1</b>	76.00 ± 0.10	(2992)
<b>W2</b>	68.00 ± 0.10	(2677)
<b>H</b>	4.20± 0.10	(165)
<b>Dx</b>	13.66±0.10	(538)
<b>TPx</b>	48.78±0.10	(1920)
<b>Dy</b>	7.55±0.10	(297)
<b>TPy</b>	61.00±0.10	(2402)
<b>Px</b>	16.26 ± 0.05	(640)
<b>Py</b>	3.05 ± 0.05	(120)
<b>X</b>	13.25 ± 0.01	(522)
<b>Y</b>	1.73 ± 0.01	(68)
<b>Z</b>	0.62 ± 0.05	(24)
<b>N</b>	84 (Pocket number)	


## 14.2 SSD1331U1R1 COF PACKAGE DIMENSIONS


Figure 39 - SSD1331U1R1 outline drawing




NOTE:

1. GENERAL TOLERANCE: ±0.05mm
2. MATERIAL  
 PI: 38±4µm  
 CU: 8±2µm  
 SR: 15±10µm  
 (OTHER TOLERANCE: ±0.200mm)
3. SN PLATING: 0.23±0.05µm
4. TAP SITE: 5 SPH, 23.75mm






DETAIL A (3:1)




DETAIL B (3:1)



DETAIL C (3:1)

### 14.3 SSD1331U1R1 COF PACKAGE PIN ASSIGNMENT

Figure 40 - SSD1331U1R1 pin assignment drawing



**Table 22 - SSD1331U1R1 pin assignment**

Pin no.	Pin name	Pin no.	Pin name	Pin no.	Pin name	Pin no.	Pin name	Pin no.	Pin name	Pin no.	Pin name
1	NC	81	SB95	161	SC68	241	SA42	321	SB15	401	COM40
2	VCC	82	SA95	162	SB68	242	SC41	322	SA15	402	COM42
3	VCOMH	83	SC94	163	SA68	243	SB41	323	SC14	403	COM44
4	NC	84	SB94	164	SC67	244	SA41	324	SB14	404	COM46
5	D7	85	SA94	165	SB67	245	SC40	325	SA14	405	COM48
6	D6	86	SC93	166	SA67	246	SB40	326	SC13	406	COM50
7	D5	87	SB93	167	SC66	247	SA40	327	SB13	407	COM52
8	D4	88	SA93	168	SB66	248	SC39	328	SA13	408	COM54
9	D3	89	SC92	169	SA66	249	SB39	329	SC12	409	COM56
10	D2	90	SB92	170	SC65	250	SA39	330	SB12	410	COM58
11	D1	91	SA92	171	SB65	251	SC38	331	SA12	411	COM60
12	D0	92	SC91	172	SA65	252	SB38	332	SC11	412	COM62
13	E	93	SB91	173	SC64	253	SA38	333	SB11	413	NC
14	R/W#	94	SA91	174	SB64	254	SC37	334	SA11	414	NC
15	D/C#	95	SC90	175	SA64	255	SB37	335	SC10	415	NC
16	RES#	96	SB90	176	SC63	256	SA37	336	SB10		
17	CS#	97	SA90	177	SB63	257	SC36	337	SA10		
18	IREF	98	SC89	178	SA63	258	SB36	338	SC9		
19	BS2	99	SB89	179	SC62	259	SA36	339	SB9		
20	BS1	100	SA89	180	SB62	260	SC35	340	SA9		
21	VDD	101	SC88	181	SA62	261	SB35	341	SC8		
22	NC	102	SB88	182	SC61	262	SA35	342	SB8		
23	NC	103	SA88	183	SB61	263	SC34	343	SA8		
24	NC	104	SC87	184	SA61	264	SB34	344	SC7		
25	VBREF	105	SB87	185	SC60	265	SA34	345	SB7		
26	NC	106	SA87	186	SB60	266	SC33	346	SA7		
27	FB	107	SC86	187	SA60	267	SB33	347	SC6		
28	VDDb	108	SB86	188	SC59	268	SA33	348	SB6		
29	GDR	109	SA86	189	SB59	269	SC32	349	SA6		
30	VSS	110	SC85	190	SA59	270	SB32	350	SC5		
31	NC	111	SB85	191	SC58	271	SA32	351	SB5		
32	NC	112	SA85	192	SB58	272	SC31	352	SA5		
33	NC	113	SC84	193	SA58	273	SB31	353	SC4		
34	NC	114	SB84	194	SC57	274	SA31	354	SB4		
35	COM63	115	SA84	195	SB57	275	SC30	355	SA4		
36	COM61	116	SC83	196	SA57	276	SB30	356	SC3		
37	COM59	117	SB83	197	SC56	277	SA30	357	SB3		
38	COM57	118	SA83	198	SB56	278	SC29	358	SA3		
39	COM55	119	SC82	199	SA56	279	SB29	359	SC2		
40	COM53	120	SB82	200	SC55	280	SA29	360	SB2		
41	COM51	121	SA82	201	SB55	281	SC28	361	SA2		
42	COM49	122	SC81	202	SA55	282	SB28	362	SC1		
43	COM47	123	SB81	203	SC54	283	SA28	363	SB1		
44	COM45	124	SA81	204	SB54	284	SC27	364	SA1		
45	COM43	125	SC80	205	SA54	285	SB27	365	SC0		
46	COM41	126	SB80	206	SC53	286	SA27	366	SB0		
47	COM39	127	SA80	207	SB53	287	SC26	367	SA0		
48	COM37	128	SC79	208	SA53	288	SB26	368	NC		
49	COM35	129	SB79	209	SC52	289	SA26	369	NC		
50	COM33	130	SA79	210	SB52	290	SC25	370	NC		
51	COM31	131	SC78	211	SA52	291	SB25	371	NC		
52	COM29	132	SB78	212	SC51	292	SA25	372	NC		
53	COM27	133	SA78	213	SB51	293	SC24	373	NC		
54	COM25	134	SC77	214	SA51	294	SB24	374	NC		
55	COM23	135	SB77	215	SC50	295	SA24	375	NC		
56	COM21	136	SA77	216	SB50	296	SC23	376	NC		
57	COM19	137	SC76	217	SA50	297	SB23	377	NC		
58	COM17	138	SB76	218	SC49	298	SA23	378	NC		
59	COM15	139	SA76	219	SB49	299	SC22	379	NC		
60	COM13	140	SC75	220	SA49	300	SB22	380	NC		
61	COM11	141	SB75	221	SC48	301	SA22	381	COM0		
62	COM9	142	SA75	222	SB48	302	SC21	382	COM2		
63	COM7	143	SC74	223	SA48	303	SB21	383	COM4		
64	COM5	144	SB74	224	SC47	304	SA21	384	COM6		
65	COM3	145	SA74	225	SB47	305	SC20	385	COM8		
66	COM1	146	SC73	226	SA47	306	SB20	386	COM10		
67	NC	147	SB73	227	SC46	307	SA20	387	COM12		
68	NC	148	SA73	228	SB46	308	SC19	388	COM14		
69	NC	149	SC72	229	SA46	309	SB19	389	COM16		
70	NC	150	SB72	230	SC45	310	SA19	390	COM18		
71	NC	151	SA72	231	SB45	311	SC18	391	COM20		
72	NC	152	SC71	232	SA45	312	SB18	392	COM22		
73	NC	153	SB71	233	SC44	313	SA18	393	COM24		
74	NC	154	SA71	234	SB44	314	SC17	394	COM26		
75	NC	155	SC70	235	SA44	315	SB17	395	COM28		
76	NC	156	SB70	236	SC43	316	SA17	396	COM30		
77	NC	157	SA70	237	SB43	317	SC16	397	COM32		
78	NC	158	SC69	238	SA43	318	SB16	398	COM34		
79	NC	159	SB69	239	SC42	319	SA16	399	COM36		
80	SC95	160	SA69	240	SB42	320	SC15	400	COM38		

Solomon Systech reserves the right to make changes without further notice to any products herein. Solomon Systech makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Solomon Systech assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Solomon Systech does not convey any license under its patent rights nor the rights of others. Solomon Systech products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Solomon Systech product could create a situation where personal injury or death may occur. Should Buyer purchase or use Solomon Systech products for any such unintended or unauthorized application, Buyer shall indemnify and hold Solomon Systech and its offices, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Solomon Systech was negligent regarding the design or manufacture of the part

<http://www.solomon-systech.com>